EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6124C230ML

Description
Voltage Detector with Watchdog Function and ON/OFF Control (VDF=1.6V~5.0V)
File Size430KB,23 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet View All

XC6124C230ML Overview

Voltage Detector with Watchdog Function and ON/OFF Control (VDF=1.6V~5.0V)

XC6121/XC6122
XC6123/XC6124
Series
■GENERAL
DESCRIPTION
ETR0209-009
Voltage Detector with Watchdog Function and ON/OFF Control (V
DF
=1.6V~5.0V)
The XC6121/XC6122/XC6123/XC6124 series are groups of high-precision, low current consumption voltage detectors with
watchdog functions incorporating CMOS process technology. The series consist of a reference voltage source, delay circuit,
comparator, and output driver. With the built-in delay circuit, the XC6121/XC6122/XC6123/XC6124 series’ ICs do not require
any external components to output signals with release delay time. The output type is V
DFL
low when detected. With the
XC6121/XC6122/XC6123/XC6124 series’ ICs, the EN/ENB pin can control ON and OFF of the watchdog functions. By setting
the EN/ENB pin to low or high level, the watchdog function can be OFF while the voltage detector remains operation. Since
the EN/ENB pin of the XC6122 and XC6124 series is internally pulled up to the V
IN
pin or pulled down to the V
SS
pin, the ICs
can be used with the EN/ENB pin left open, when the watchdog functions is used. The detect voltages are internally fixed
1.6V ~ 5.0V in increments of 100mV, using laser trimming technology. Six watchdog timeout period settings are available in a
range from 50ms to 1.6s. Five release delay time settings are available in a range from 3.13ms to 400ms.
■APPLICATIONS
●Microprocessor
watchdog monitoring
and reset circuits
●Memory
battery backup circuits
●System
power-on reset circuits
●Power
failure detection
■FEATURES
Detect Voltage Range
Hysteresis Width
Operating Voltage Range
Detect Voltage Temperature
Characteristics
: +100ppm/
O
C (TYP.)
Output Configuration
: N-channel open drain
Watchdog Pin
: Watchdog input
If watchdog input maintains ‘H’
or ‘L’ within the watchdog
timeout period, a reset signal is
output from the RESETB pin.
EN/ENB Pin
: When the EN/ENB pin voltage is
set to low or high level, the
watchdog function is forced off.
Release Delay Time
: 400ms, 200ms, 100ms, 50ms,
3.13ms (TYP.)
Watchdog Timeout Period
: 1.6s, 800ms, 400ms, 200ms,
100ms, 50ms (TYP.)
Package
: SOT-25, USP-6C
: 1.6V ~ 5.0V, +2%
(100mV increments)
: V
DFL
x 5% (TYP.)
: 1.0V ~ 6.0V
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●Supply
Current vs. Input Voltage
XC6121½XC6124(V
DF
=2.7V)
14.0
Ta=85℃
(μA)
Supply Current: I
SS
12.0
10.0
8.0
6.0
4.0
2.0
0
0
1
2
3
4
Input Voltage: V
IN
(V)
5
6
Ta=25℃
Ta=-40℃
1/23
Application of row-column reversal scanning method in matrix keyboard and programming idea
I am currently learning 51 single-chip microcomputers. When I learned about matrix keyboards, I encountered some minor problems. I felt that the row-column scanning method was simple in principle, but...
ycd1023 51mcu
How to customize library cells for DC - How to make LEF and DB
My graduation project involves a special fully customized unit. I have used Cadence's Virtuoso to draw the schematic. The function is verified to be correct. Now I want to make it into a unit library ...
gauson FPGA/CPLD
Let’s listen to the voices of engineers
What are the deepest fears and desires of engineers in the technology industry? The following are some of the voices of engineers that EETimes senior editor Bolaji Ojo accidentally overheard. Some of ...
凯哥 Talking
C8051F version digital hygrometer debugging 5---OLED display round clock
OLED display round clock...
sdjntl DIY/Open Source Hardware
2007 Zhiduo Microelectronics Integrated Design Test Questions
Digital questions : 1. ASIC process 2. Design of two-level registers, with some combinational logic delays in the middle, as well as input and output delays, etc. You are required to draw the timing a...
hongqi FPGA/CPLD
Implementation of Eight-way Answering Machine Based on VHDL
Technical requirements: (1) The buzzer has an 8-way timed buzzer function. The buzzer time is set to 30 seconds. After the host presses "Start", the timer immediately counts down and displays. At the ...
maidi0018 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2072  2914  2754  1426  279  42  59  56  29  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号