TSPC603RMYB/Q6LC datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSPC603RMYB/Q6LC

TSPC603RMYB/Q6LC: DescriptionRISC Microprocessor, 32-Bit, 166MHz, CMOS, MQFP240, CAVITY UP, METAL, QFP-240; CategoryThe embedded processor and controller Microcontrollers and processors; File Size671KB，40 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

TSPC603RMYB/Q6LC Overview

RISC Microprocessor, 32-Bit, 166MHz, CMOS, MQFP240, CAVITY UP, METAL, QFP-240

TSPC603RMYB/Q6LC Parametric

Parameter Name	Attribute value
Maker	Atmel (Microchip)
Parts packaging code	QFP
package instruction	FQFP,
Contacts	240
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66.7 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-MQFP-G240
length	31.65 mm
low power mode	YES
Number of terminals	240
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	METAL
encapsulated code	FQFP
Package shape	SQUARE
Package form	FLATPACK, FINE PITCH
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	4.1 mm
speed	166 MHz
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	31.65 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC
Base Number Matches	1

Preview

Download Datasheet

View All

Features

5.6 SPECint95, 4.0 SPECfp95 @ 200 MHz (estimated)

Superscalar (3 instructions per clock peak).

Dual 16KB caches.

Selectable bus clock.

32-bit compatibility PowerPC implementation.

On chip debug support.

typical = 2.5 Watts (200 MHz), full operating conditions.

Nap, doze and sleep modes for power savings.

Description

The PID7t-603e implementation of PowerPC603e (after named 603r) is a low-power implementa-

tion of reduced instruction set computer (RISC) microprocessors PowerPC™ family. The 603r is

pin-to-pin compatible with PowerPC 603E and 603P in Cerquad package. The 603r implements

32-bit effective addresses, integer data types of 8, 16 and 32 bits, and floating-point data types of

32 and 64 bits.

The 603r is a low-power design and provides four software controllable power-saving modes.

The 603r is a superscalar processor capable of issuing and retiring as many as three instructions

per clock. Instructions can execute out of order for increased performance ; however, the 603r

makes completion appear sequential. The 603r integrates five execution units and is able to exe-

cute five instructions in parallel.

The 603r provides independent on-chip, 16-Kbyte, four-way set-associative, physically

addressed caches for instructions and data and on-chip instruction and data memory manage-

ment units (MMUs). The MMUs contain 64-entry, two-way set-associative, data and instruction

translation lookaside buffers that provide support for demand-paged virtual memory address

translation and variable-sized block translation.

The 603r has a selectable 32 or 64-bit data bus and a 32-bit address bus. The 603r interface pro-

tocol allows multiple masters to complete for system resources through a central external arbiter.

The 603r supports single-beat and burst data transfers for memory accesses, and supports

memory-mapped I/O.

The 603r uses an advanced, 2.5/3.3-V CMOS process technology and maintains full interface

compatibility with TTL devices.

The 603r integrates in system testability and debugging features through JTAG boundary-scan

capability.

TSPC603r

in CERQUAD and

MQUAD Packages

PowerPC 603e

RISC

MICROPROCESSOR

Family PID7t-603e

Specification

Target Specification

Screening / Quality /Packaging

This product is manufactured in full

compliance with:

MIL-STD-883 class Q (TBC) or

According to TCS standards

Full military temperature range

= -55°C, T

= +125°C)

Industrial

temperature range

= -40°C, T

= +110°C)

Commercial temperature range

= 0°C, T

= +70°C)

Internal // I/O Power Supply

2.5

5 % // 3.3 V

5 %

240 pin Cerquad or 240 pin

MQUAD packages

MQUAD 240

CERQUAD 240

A suffix

CERQUAD 240

Ceramic Leaded Chip Carrier

Cavity up

Y suffix

MQUAD 240

Metal Quad Flat Pack

Cavity up

August 2000

1/40

1. INTRODUCTION

The 603r is a low-power implementation of the PowerPC microprocessor family of reduced instruction set commuter (RISC) micropro-

cessors. The 603r implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data

types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC architec-

ture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603r provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in

nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management

mode that causes the functional units in the 603r to automatically enter a low-power mode when the functional units are idle without

affecting operational performance, software execution, or any external hardware.

The 603r is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute

out of order for increased performance ; however, the 603r makes completion appear sequential.

The 603 e integrates five execution units - an integer unit (IU), a floating-point unit (FPU), a branch processing unit (BPU), a load/store

unit (LSU) and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with

rapid execution times yield high efficiency and throughput for 603r-based systems. Most integer instructions execute in one clock

cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603r provides independent on-chip, 16 Kbyte, four-way set-associative, physically addressed caches for instructions and data

and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data

and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address

translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The

603r also supports block address translation through the use of two independent instruction and data block address translation (IBAT

and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during

block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT

translation takes priority.

The 603r has a selectable 32 - or 64-bit - data bus and a 32-bit address bus. The 603r interface protocol allows multiple masters to

compete for system resources through a central external arbiter. The 603r provides a three-state coherency protocol that supports the

exclusive, modified, and invalid cache states. This protocol as a compatible subset of the MESI (modified/exclusive/shared/invalid)

four-state protocol and operates coherently in systems that contain four-state caches. The 603r supports single-beat and burst data

transfers for memory accesses, and supports memory-mapped I/O.

The 603r uses an advanced, 0.29

5 metal layer CMOS process technology and maintains full interface compatibility with TTL

devices.

4/40

TSPC603r

in CERQUAD and MQUAD Packages

Recommended Resources

Computer motherboard power circuit with +5.1V, -5V, +12V and -12V outputs

Homemade high-fidelity fever HI-FI amplifier 02

Interference-free electric fan speed regulator circuit

Plug-in remote telephone ringer circuit diagram

Typical application circuit diagram of μA723

Implementation of analog circuit PWM

[MSP430 compiler usage experience] Use IAR to build your own code building: [i=s]This post was last edited by sjtitr on 2014-8-3 08:00[/i] As the saying goes - a tall building starts from the ground. I am tired of using sample projects provided by others, so today we will bui...; sjtitr Microcontroller MCU

PB375 U disk reading and writing assembly program: PB375 U disk read and write assembly program Cost-effective U disk read and write module-PB375, compatible with CH375 read and write operations 1. Function ● Used for embedded systems/microcontrollers...; lanxunlanya Embedded System

The JTAG port of 430F149 cannot be used.: My 14-pin socket is defined as follows:1-TDO, PIN54; 3-TDI, PIN55; 5-TMS, PIN567-TCK, PIN57; 9-GND, PIN63 11-/RST, PIN58 2-DVCC, PIN1;When IAR is used to download, during the initialization of the har...; heda969240 Microcontroller MCU

Tell your friends about a great place for RF Design: This software is a very good RF circuit design and simulation software from Agilent. The price of buying a genuine version is very expensive, which may cost about 200,000 to 300,000 yuan. The full Eng...; tmily RF/Wirelessly

Digital Control Implementation of Switching Power Supply: Although many in the industry believe that analog and digital technologies will soon compete for dominance in the control circuits of power regulation devices, the reality is that the two technologies...; songbo Power technology

About intelligent control and its energy management system: The multifunctional intelligent measurement and control device of the electric power grid and the corresponding energy management and intelligent control system realize the dynamic management and opti...; daxueshi Energy Infrastructure?

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components