EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9656701QCX

Description
Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16
Categorylogic    logic   
File Size255KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962R9656701QCX Overview

Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16

5962R9656701QCX Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDIP,
Reach Compliance Codeunknown
Counting directionBIDIRECTIONAL
seriesACT
JESD-30 codeR-CDIP-T16
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)24 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax56 MHz
Base Number Matches1
Standard Products
UT54ACS193/UT54ACTS193
Synchronous 4-Bit Up-Down Dual Clock Counters
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Look-ahead circuitry enhances cascaded counters
Fully synchronous in count modes
Parallel asynchronous load for modulo-N count lengths
Asynchronous clear
1.2μ
CMOS (ACTS193) and .6μm CRH CMOS process
(ACS193)
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS193 - SMD 5962-96566
UT54ACTS193 - SMD 5962-96567
DESCRIPTION
The UT54ACS193 and the UT54ACTS193 are synchronous 4-
bit, binary reversible up-down binary counters. Synchronous
operation is provided by having all flip-flops clocked
simultaneously so that the outputs change coincident with each
other when instructed. Synchronous operation eliminates the
output counting spikes normally associated with asynchronous
counters.
The outputs of the four flip-flops are triggered on a low-to-high-
level transition of either count input (Up or Down). The direc-
tion of the counting is determined by which count input is pulsed
while the other count input is high.
The counters are fully programmable. The outputs may be preset
to either level by placing a low on the load input and entering
the desired data at the data inputs. The output will change to
agree with the data inputs independently of the count pulses.
Asynchronous loading allows the counters to be used as modulo-
N dividers by simply modifying the count length with the preset
inputs.
A clear input has been provided that forces all outputs to the low
level when a high level is applied. The clear function is inde-
pendent of the count and the load inputs.
The counter is designed for efficient cascading without the need
for external circuitry. The borrow output (BO) produces a low-
level pulse while the count is zero and the down input is low.
1
Similarly, the carry output (CO) produces a low-level pulse
while the count is maximum
PINOUTS
16-Pin DIP
Top View
B
Q
B
Q
A
DOWN
UP
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
A
CLR
BO
CO
LOAD
C
D
16-Lead Flatpack
Top View
B
Q
B
Q
A
DOWN
UP
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
A
CLR
BO
CO
LOAD
C
D
FUNCTION TABLE
FUNCTION
Count Up
Count Down
Reset
Load Preset
Input
CLOCK
UP
H
X
X
CLOCK
DOWN
H
X
X
CLR
L
L
H
L
LOAD
H
H
X
L
Playing with Zynq Serial 24 - Porting of User-Defined IP Cores
1 OverviewHere we take the user-defined LED flashing IP core created by the led_controller_ip project as an example to demonstrate how to transplant the user-defined IP core.2Copy IP fileCreate a new ...
ove学习使我快乐 FPGA/CPLD
How to register dll file in ppc
Can I use cmd command line, regsvrce.exe *.dll to register ppc? Otherwise, how can I register it?...
kelian1213 Embedded System
Several Problems with Transistors
[p=24, null, left][color=rgb(73, 73, 73)][font=微软雅黑]The problem here is that one control port supplies power to the bases of three PNP tubes. When a tube fails, one of the tubes cannot enter the satur...
eeskill Analog electronics
Ask about 4-20ma
I'm a circuit novice. Recently, I came across a device that is 4-20Ma controlled. The instruction manual said that the input signal is 4-20ma DC (two-wire system), the maximum input load voltage is 15...
hanwenli123 Analog electronics
Who has used SKYWORKS's SKY73009 quadrature demodulation chip?
Has anyone used SKYWORKS's SKY73009 quadrature demodulation chip? I made an experimental board for this chip, but the demodulation gain is 7 or 8 dB smaller than the theoretical value. I can't find th...
沟赵西头 RF/Wirelessly
Design of USB20 device interface IP core
[i=s]This post was last edited by paulhyde on 2014-9-15 09:33[/i] The Universal Serial Bus (USB) has quickly occupied the dominant position in the field of computer peripheral interfaces due to its ad...
clark Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2578  1157  1299  2285  2722  52  24  27  46  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号