54SHSC157NC datasheet, PDF - EEWORLD Datasheet

54SHSC157NC: DescriptionMultiplexer, HSC Series, 4-Func, 2 Line Input, 1 Line Output, True Output, CMOS; Categorylogic logic; File Size2MB，84 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54SHSC157NC Overview

Multiplexer, HSC Series, 4-Func, 2 Line Input, 1 Line Output, True Output, CMOS

Parameter Name	Attribute value
Maker	Dynex
package instruction	,
Reach Compliance Code	unknown
series	HSC
JESD-30 code	X-XUUC-N
Logic integrated circuit type	MULTIPLEXER
Number of functions	4
Number of entries	2
Output times	1
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	UNSPECIFIED
Package shape	UNSPECIFIED
Package form	UNCASED CHIP
propagation delay (tpd)	25 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal location	UPPER
Base Number Matches	1

Questions about AD7705: I use MSP430 to control AD7705, but DRDY is always high. Why?...; tanzhiying Microcontroller MCU

[Note]. A Verilog method for writing bidirectional ports. [Verilog]: Basic ideaFigure 1 Basic block diagram of a bidirectional portAs shown in Figure 1, when io_en is 0, the tri-state gate is opened, and data is input from i_dat to io_dat; when io_en is 1, the tri-stat...; yuphone FPGA/CPLD

【Low power consumption】Xilinx low power consumption design: ...; ddllxxrr FPGA/CPLD

7 components of a network dome camera: Keywords: [b] Network dome camera [/b] [url=http://www.yucoo.com/wangluo/banqiu/][color=#810081] Network dome camera [/color] [/url] is generally composed of lens, A/D converter, image sensor, control...; gzycxfj Industrial Control Electronics

Asking for help XILINX FPGA: I am using a Spartan FPGA chip from Xilinx The model number on the chip is: XilinxSPARTANXC2S200EPQG208AGT0829 D3607064A6CThe question I need to ask is: The technical document I downloaded from the of...; haiying2004858 FPGA/CPLD

Master Bond launches single component composite bonding material: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; rain Mobile and portable

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components