EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9654501QXC

Description
Decoder/Driver, ACT Series, Inverted Output, CMOS, CDFP16, BOTTOM-BRAZED, CERAMIC, DFP-16
Categorylogic    logic   
File Size239KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962F9654501QXC Overview

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDFP16, BOTTOM-BRAZED, CERAMIC, DFP-16

5962F9654501QXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts16
Reach Compliance Codeunknown
ECCN codeEAR99
seriesACT
Input adjustmentSTANDARD
JESD-30 codeR-CDFP-F16
JESD-609 codee4
Logic integrated circuit typeOTHER DECODER/DRIVER
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityINVERTED
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)15 ns
Certification statusNot Qualified
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width6.731 mm
Base Number Matches1
Standard Products
UT54ACS138/UT54ACTS138
3-Line to 8-Line Decoders/Demultiplexers
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS138 - SMD 5962-96544
UT54ACTS138 - SMD 5962-96545
DESCRIPTION
The UT54ACS138 and the UT54ACTS138 3-line to 8-line de-
coders/demultiplexers are designed to be used in high-perfor-
mance memory-decoding or data-routing applications requiring
very short propagation delay times.
The conditions at the binary select inputs and the three enable
inputs select one of eight output lines. Two active-low and one
active-high enable inputs reduce the need for external gates of
inverters when expanding. A 24-line decoder can be implement-
ed without external inverters and a 32-line decoder requires only
one inverter. An enable input can be used as a data input for
demultiplexing applications.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
ENABLE INPUTS
G1
X
L
X
H
H
H
H
H
H
H
H
G2A
X
X
H
L
L
L
L
L
L
L
L
G2B
H
X
X
L
L
L
L
L
L
L
L
C
X
X
X
L
L
L
L
H
H
H
H
SELECT INPUTS
B
X
X
X
L
L
H
H
L
L
H
H
A
X
X
X
L
H
L
H
L
H
L
H
Y0
H
H
H
L
H
H
H
H
H
H
H
PINOUTS
16-Pin DIP
Top View
A
B
C
G2A
G2B
G1
Y7
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
Y0
Y1
Y2
Y3
Y4
Y5
Y6
16-Lead Flatpack
Top View
A
B
C
G2A
G2B
G1
Y7
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
Y0
Y1
Y2
Y3
Y4
Y5
Y6
OUTPUT
Y1
H
H
H
H
L
H
H
H
H
Y2
H
H
H
H
H
L
H
H
H
H
H
Y3
H
H
H
H
H
H
L
H
H
H
H
Y4
H
H
H
H
H
H
H
L
H
H
H
Y5
H
H
H
H
H
H
H
H
L
H
H
Y6
H
H
H
H
H
H
H
H
H
L
H
Y7
H
H
H
H
H
H
H
H
H
H
L
1
H
H
I encountered another problem using DialogBar
There is a DialogBar and a CListctrl in the View window. The functions to be implemented are: There are Open, Delete and other buttons on the DialogBar, which are disabled initially. When the stylus i...
panshiowen Embedded System
Trend of Ultra-Small Power Supplies
[p=30, null, left][font=宋体][color=#8b0000] [/color]In recent years, various electronic products have developed towards miniaturization and micro-miniaturization, and have entered people's lives in the...
qwqwqw2088 Analogue and Mixed Signal
Why doesn't Quartus II have a can ip?
Is there any routine I can refer to? There are not many on the Internet. Thank you....
tianma123 FPGA/CPLD
【Transfer】Design method of capacitor life
[font=微软雅黑][size=4][color=#000000]This article mainly calculates the ripple current and then uses the thermal equivalent model of the capacitor to calculate the temperature of the center point of the ...
wstt Power technology
[Ming Deyang] Share a large amount of FPGA design skills learning materials
[font=宋体][size=4][b] 1. How to simulate ISE IP core in MODELSIM[/b] Ming Deyang shared the method of simulating XILINX project with IP core in MODELSIM, teaching you step by step how to add simulation...
njiggih FPGA/CPLD
Equipment survey, guys, in the face of the New Year's red envelope rain battle, have you upgraded your equipment?
Day by day, the New Year is coming soon. This year's red envelopes are unprecedentedly grand. It is really like "a spring breeze comes overnight, thousands of pear trees bloom". There are all kinds of...
wo4fisher Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 62  46  1878  135  2811  2  1  38  3  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号