EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9655801QCC

Description
Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDIP16, CERAMIC, SIDE BRAZED, DIP-16
Categorylogic    logic   
File Size250KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962R9655801QCC Overview

Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDIP16, CERAMIC, SIDE BRAZED, DIP-16

5962R9655801QCC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDIP,
Reach Compliance Codeunknown
Counting directionRIGHT
seriesAC
JESD-30 codeR-CDIP-T16
JESD-609 codee4
Logic integrated circuit typePARALLEL IN SERIAL OUT
Number of digits8
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS165/UT54ACTS165
8-Bit Parallel Shift Registers
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Complementary outputs
Direct overriding load (data) inputs
Gated clock inputs
Parallel-to-serial data conversions
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS165 - SMD 5962-96558
UT54ACTS165 - SMD 5962-96559
DESCRIPTION
The UT54ACS165 and the UT54ACTS165 are 8-bit serial shift regis-
ters that, when clocked, shift the data toward serial output Q
H
. Parallel-
in access to each stage is provided by eight individual data inputs that
are enabled by a low level at the SH/LD input. The devices feature a
clock inhibit function and a complemented serial output Q
H
.
Clocking is accomplished by a low-to-high transition of the CLK input
while SH/LD is held high and CLK INH is held low. The functions of
the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since
a low CLK input and a low-to-high transition of CLK INH will also
accomplish clocking, CLK INH should be changed to the high level
only while the CLK input is high. Parallel loading is disabled when
SH/LD is held high. Parallel inputs to the registers are enabled while
SH/LD is low independently of the levels of CLK, CLK INH or SER
inputs.
The devices are characterized over full military temperature range of
-55°C to +125°C.
PINOUTS
16-Pin DIP
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
16-Lead Flatpack
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
LOGIC SYMBOL
(1)
SH/LD
(15)
CLK INH
(2)
CLK
(10)
SER
(11)
A
(12)
B
(13)
C
(14)
D
(3)
E
(4)
F
(5)
G
(6)
H
SRG8
C1 (LOAD)
≥1
C2/
FUNCTION TABLE
INPUTS
SH/ CLK CLK SER PARALLEL
LD INH
A ... H
INTERNAL OUTPUTS
OUTPUTS
Q
A
Q
B
Q
H
Q
H
h
2D
1D
1D
L
H
H
H
H
X
L
L
L
H
X
L
X
X
H
L
X
a ... h
X
X
X
X
a
Q
A
H
L
Q
A
b
Q
B
Q
A
Q
A
Q
B
h
Q
H
Q
G
Q
G
Q
H
Q
H
Q
G
Q
G
Q
H
1
1D
(9)
Q
(7)
H
Q
H
X
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Note:
1. Q
n
= The state of the referenced output one setup time prior to the Low-to-
High clock transition.PINOUTS
Tiva M4 suddenly cannot download programs
The download shows this CORTEX_M4_0: Error connecting to the target, but the driver is normal...
睡觉之前 Microcontroller MCU
Could you please help me look at the picture below and tell me how the following circuit works? Thank you, thank you!
[font=黑体][size=4]Please help me look at the picture above and see how the circuit works. Thank you! U17 is 74LS244, U16 is 74LS273, M15 is XILIMX XC9536 (complex programmable logic device), and D0 to ...
新华H DSP and ARM Processors
How to cook lobster and longevity noodles?
Today is a friend's birthday. She called me at noon and asked me to make lobster and longevity noodles for her (by hand). I have never made either of these! What ingredients should I buy? Is there any...
maylove Talking
【BLE 5.3 wireless MCU CH582】12. MounRiver IDE usage record
Series of articles: 【BLE 5.3 wireless MCU CH582】1. Getting to know the CH582 development board (unboxing) 【BLE 5.3 wireless MCU CH582】2. MounRiver IDE first experience 【BLE 5.3 wireless MCU CH582】3. N...
freeelectron Domestic Chip Exchange
Can't display pictures in CCS5
It keeps saying No data available, and it's the same after refreshing....
lrz123 DSP and ARM Processors
LC High Pass Filter
I designed a 0.8-2GHz LC high-pass filter. After the simulation was completed, the material was put into production. The waveform is shown in the figure. The waveform is very abnormal. Can any expert ...
lc滤波器 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1767  1086  1080  687  2886  36  22  14  59  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号