EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9652101QCC

Description
NAND Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Categorylogic    logic   
File Size225KB,9 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9652101QCC Overview

NAND Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962G9652101QCC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Logic integrated circuit typeNAND GATE
Number of functions3
Number of entries3
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)16 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose500k Rad(Si) V
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS10/UT54ACTS10
Triple 3-Input NAND Gates
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS10 - SMD 5962-96520
UT54ACTS10 - SMD 5962-96521
DESCRIPTION
The UT54ACS10 and the UT54ACTS10 are triple three-input
NAND gates. The circuits perform the Boolean functions
Y = A⋅B⋅C or Y = A + B + C in positive logic.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
A
H
L
X
X
B
H
X
L
X
C
H
X
X
L
OUTPUT
Y
L
H
H
H
PINOUTS
14-Pin DIP
Top View
A1
B1
A2
B2
C2
Y2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
C1
Y1
C3
B3
A3
Y3
14-Lead Flatpack
Top View
A1
B1
A2
B2
C2
Y2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
C1
Y1
C3
B3
A3
Y3
LOGIC DIAGRAM
A1
B1
C1
Y1
LOGIC SYMBOL
A1
B1
C1
A2
B2
C2
A3
B3
C3
(1)
(2)
(13)
(3)
(4)
(5)
(9)
(10)
(11)
(8)
Y3
(6)
Y2
&
(12)
Y1
A2
B2
C2
A3
B3
C3
Y2
Y3
Note:.
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
1
Help + Recruiting experts for part-time WinCE/RFID programming
I am working on a small RFID application system and I am looking for experts to participate in the design part-time: System introduction and requirements: 1. This system is a library management system...
lishixin Embedded System
[National Technology M4 core hot-selling N32G45XVL evaluation] The fifth low-power performance evaluation
Today I spent some time studying the low power mode of N32G45XVL and measured the power consumption data.First, I summarized the N32G457 low power consumption mode introduced in the manual and listed ...
oxygen_sh Domestic Chip Exchange
[Keysight Technologies Thanksgiving Month Essay Contest] + Timely Rain DSOX1102G
When I saw the EEWORD article solicitation, I was immediately delighted. Finally, I had something to talk about. Since February 2017, the company was preparing to make a metal distance detection produ...
jplzl10000 Test/Measurement
About the address of IOCON_SCKLOC in LPC1100 routine
When operating the spi function of SSP, I found the following statement in lpc1100.h in the example program. #define IOCON_SCKLOC (*(volatile unsigned long *)(IOCON_BASE + 0x110)) That is to say, the ...
eeleader MCU
STM32G timer setting problem
I used STM32CUBE to develop an experimental program for STM32G431. I felt that the setting was 1K Hz, and the TIM6 clock was very slow. About 50 interrupt cycles, that is, 1S, was 10 times slower. Bec...
bigbat stm32/stm8
AHB Configuration
I want to use AHB mode and GPIO register mapping to turn on the light. Which registers do I need to configure? (I am using arm cortex M3 LM3S9B96) I configured the following, but it does not work. Is ...
jiangsh FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 497  2866  516  2603  81  11  58  53  2  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号