EEWORLDEEWORLDEEWORLD

Part Number

Search

54F27C

Description
NOR Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERDIP-14
Categorylogic    logic   
File Size50KB,3 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

54F27C Overview

NOR Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERDIP-14

54F27C Parametric

Parameter NameAttribute value
MakerMotorola ( NXP )
package instructionDIP,
Reach Compliance Codeunknown
seriesF/FAST
JESD-30 codeR-GDIP-T14
length19.495 mm
Logic integrated circuit typeNOR GATE
Number of functions3
Number of entries3
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)5.5 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1

54F27C Related Products

54F27C 54F27D 54F272
Description NOR Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14, CERDIP-14 NOR Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDFP14, CERAMIC, FP-14 NOR Gate, F/FAST Series, 3-Func, 3-Input, TTL, CQCC20, CERAMIC, LCC-20
Maker Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP )
package instruction DIP, DFP, QCCN,
Reach Compliance Code unknown unknown unknown
series F/FAST F/FAST F/FAST
JESD-30 code R-GDIP-T14 R-GDFP-F14 S-CQCC-N20
length 19.495 mm 9.65 mm 8.885 mm
Logic integrated circuit type NOR GATE NOR GATE NOR GATE
Number of functions 3 3 3
Number of entries 3 3 3
Number of terminals 14 14 20
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DFP QCCN
Package shape RECTANGULAR RECTANGULAR SQUARE
Package form IN-LINE FLATPACK CHIP CARRIER
propagation delay (tpd) 5.5 ns 5.5 ns 5.5 ns
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 2.15 mm 1.9 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V
surface mount NO YES YES
technology TTL TTL TTL
Temperature level MILITARY MILITARY MILITARY
Terminal form THROUGH-HOLE FLAT NO LEAD
Terminal pitch 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL QUAD
width 7.62 mm 6.415 mm 8.885 mm
PCBеEMC
[color=red][b]Please log in before downloading[/b][/color]...
护花使者 FPGA/CPLD
How to use bdata?
uchar bdata LedState = 0xFF;sbit LedAh = LedState^0;sbit LedAl = LedState^1; sbit LedK = LedState^2;sbit LedM = LedState^3;uchar bdata KeySign; sbit FirstPress = KeySign^4; sbit AffirmPress = KeySign^...
1614048761 MCU
Introduction to Power Factor Correction Technology in AC/DC Front-End Converter Modules
[i=s] This post was last edited by fish001 on 2019-5-20 22:28 [/i] [p=30, 2, left][size=4] By definition, the power factor (PF) of an AC power supply is defined as the ratio of the real power (watts) ...
fish001 Analogue and Mixed Signal
Does vxworks support hyperthreading/multithreaded cpu? What components are needed? Is there any difference between the upper layer software and single threaded cpu?
Does vxworks support hyperthreading/multithreaded cpu? What components are needed? Is there any difference between the upper layer software and single threaded cpu?...
fpgafuns Real-time operating system RTOS
How to see which registers are synthesized in Quartus II9.0, privileged brother Johnson
During the experiment, did you pay attention to the rtl code? I wrote the program according to his video, but some registers were missing. The methods on the Internet didn't work, and I didn't see it ...
prayer_hong FPGA/CPLD
The problem of porting DSP algorithms from PC.
I need to port an image processing program from PC to DSP . The DSP model is DM642. After modifying the C++ program on PC to compile under DSP , it still has problems when running. The ported program ...
821165254 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1869  61  1004  241  1120  38  2  21  5  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号