530MB974M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB974M000DG

530MB974M000DG: DescriptionLVPECL Output Clock Oscillator, 974MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB974M000DG Overview

LVPECL Output Clock Oscillator, 974MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB974M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	974 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Alarm self-locking circuit

Power capacitor compensation protector circuit

Flyback voltage stabilization circuit diagram

Active load and ringing signal detection circuit diagram

LA4557 power amplifier circuit

Functional block diagram and application of X9241

[Video] Freescale CRTouch: Introduction to Xtrinsic touch sensing platform: CRTouch is the industry's first device to combine 4-wire and 5-wire resistive screen controllers with basic gesture recognition and up to 4 capacitive touch sensing electrodes on a single integrated c...; qinkaiabc NXP MCU

Regarding the problem of background being erased when drawing: I first drew a circle and several blue lines in the ONDRAW function, and then set a timer in the ONCREATE function to draw a red line on the screen at regular intervals. However, the result is that th...; babyspider Embedded System

Lumen study notes 8: A brief analysis of the control IO network routine: lwIP is a small independent TCP/IP protocol stack designed by Adam Dunkel of the Computer and Network Architecture Laboratory (CNA) of the Swedish Institute of Computer Science (SICS) . The design ide...; ddllxxrr Microcontroller MCU

Ask for help from 51 MCU experts: Title: Temperature detection recorder made with Proteus. Can you help draw a schematic diagram? 1. STC89C51/8 RC st89c51 2. SD card interface 3. LCD1602 liquid crystal display LM016L 4. Temperature LM...; 287782913 51mcu

MCU Peripheral Expansion Special Tutorial: Written by a moderator of the Electronic Engineer Ladder Forum, it is very detailed and will continue to be updated. [Topic 1]: [url=http://www.neoic.cn/bbs/read-htm-tid-1840.html] LCD (1602) [/url] [...; shuijian MCU

Repost a netizen's reply to "Zhou Xiaochuan said: Getting Chinese people to spend money is easier said than done": I am forwarding a reply from a netizen on Sina. It really speaks out the thoughts of many people. In China, 0.4% of the people hold 70% of the wealth. I have no money, so I consume less. Not only do I...; 小娜 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components