531MA264M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MA264M000BG

531MA264M000BG: DescriptionLVPECL Output Clock Oscillator, 264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA264M000BG Overview

LVPECL Output Clock Oscillator, 264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA264M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	264 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Oxygen meter circuit diagram

Using LM3909 integrated circuit to trigger triac circuit

High voltage pulse amplitude measurer circuit diagram

555 adopts temperature/frequency conversion high-precision temperature control circuit

Positive and negative symmetrical dual power supplies using only five components

High current and high power operational amplifier circuit OPA502

How to design and implement dual network card hot backup (dual network card redundant backup) (2)?: Hello? Under WIN2000, Ethernet network, dual network card hot backup, that is, if one network card is broken, the other redundant network card will hot switch, and the two network cards have the same ...; standby Embedded System

LPC1768 timer issue: void timer0Init (unsigned int fz0) {LPC_TIM0->TCR= 0x02;LPC_TIM0->IR= 1;LPC_TIM0->CTCR = 0;LPC_TIM0->TC= 0;LPC_TIM0->PR= 0;LPC_TIM0->MR0= SystemFrequency /(4*fz0);LPC_TIM0->MCR= 0x03;LPC_TIM0->TCR= 0x...; yunhai14 NXP MCU

Experts will teach you how to build power-optimized designs using the new generation of FPGAs: [color=#666666][font=Sung][size=9pt][font=宋体][/font][/size][/font][/color] [color=#666666][font=Sung][size=9pt][font=宋体][b]Experts are here to teach you how to build power-optimized designs with the n...; 银座水王 FPGA/CPLD

USB filter driver: Problem constructing IRP to read sector 0 of USB disk in OnStartDevice: Develop a USB disk filter driver, construct an IRP in OnStartDevice, the function number is IRP_MJ_READ, and then send this IRP packet to read sector 0 of the USB disk, but it cannot be read. Code: /*...; anliday Embedded System

STM32F769I-DISCO Evaluation (4) Development Environment Construction & Software System: [align=left]STMicroelectronics provides a very rich and complete development ecosystem for the Discovery evaluation board. In terms of IDE, it supports mainstream IDEs, such as MDK, IAR, GCC-based IDE...; dql2016 stm32/stm8

Linux-2.6.21 S3c6400 Interrupt Analysis (Original) - Shanghai Embedded Soman Technology Training Materials: Author: Xiajiashan (please respect the original, please indicate the source if reprinting) http://www.xiajiashan.com4: When an interrupt occurs, how does the kernel find this handle? The second questi...; xiajiashan Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components