530CB28M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530CB28M0000DGR

530CB28M0000DGR: DescriptionCMOS Output Clock Oscillator, 28MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530CB28M0000DGR Overview

CMOS Output Clock Oscillator, 28MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530CB28M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	28 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Important components in transistors, the difference between NPN and PNP

Integrator circuit with large timing range

Universal DC and DC converter circuit diagram using M62210FP

Infrared thermometer control circuit

4-20MA photoelectric conversion circuit

Low-pass or high-pass filter circuit using BUF-03

High-Speed Analog Switch Selection: Selection of high-speed analog switch--------The desired effect is that when S4 is closed, S1 S2 S3 are disconnected; when S1 is closed, S2 S3 S4 are disconnected; when S2 is closed, S3 is closed, and...; QWE4562009 Integrated technical exchanges

"Operational Amplifier Noise Optimization Handbook" Reading [VIII] The Last: [i=s] This post was last edited by dontium on 2015-1-23 11:10 [/i][size=5] [color=#ff00ff]Reading [VIII] of the Operational Amplifier Noise Optimization Handbook, I have finished reading this book. I ...; zca123 Analogue and Mixed Signal

Design principle and usage of true random number generator of low power MCU RJM8L303: 1. Introduction to RJM8L303 chipRJM8L303 is a low-power security MCU chip launched by Wuhan Ruinajie Electronic Technology Co., Ltd., which adopts an enhanced 80C51 core, has 8KB SRAM and 128KB Flash ...; fish001 Microcontroller MCU

Is my cpld burnt?: It is 3064a in the MAX3000A series. The working voltage is 3.3v, but I accidentally connected a voltage of more than 4 volts... Is my cpld burned? Because I can't download the program. The old prompt ...; mdjwmy Embedded System

[DIY] Turn the NUCLEO development board into a micropython learning board: [i=s]This post was last edited by dcexpert on 2016-6-23 13:54[/i] Micropython is very popular recently, but some netizens cannot play with it because they don't have a development board. Although NUCL...; dcexpert MicroPython Open Source section

Please tell me about the I2C module of DM642: Question: What is the I2C input clock (SYSCLK2) of the DM642 I2C module? If the pre-calibrated module clock is not set to 6.7~13.3MHz, will the I2C module not work? Please answer this question....; superficial DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components