EEWORLDEEWORLDEEWORLD

Part Number

Search

530QA1046M00DG

Description
CMOS/TTL Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530QA1046M00DG Overview

CMOS/TTL Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA1046M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1046 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
SiTime Sample Center sends crystal oscillators to Chinese engineers to welcome the New Year
Free sample application for SiTime silicon crystal oscillators with any frequency from 1 to 220MHz, in various sizes of 7050, 5032, 3225, 2520, 2016 and voltage. New year, new choice, change starts an...
sitime样品中心 Integrated technical exchanges
UMC releases WiMAX RF transceiver IC with noise figure of only 1.78dB
Y-->United Microelectronics Corporation (UMC) has successfully developed a high-performance, highly integrated RF transceiver chip suitable for WiMAX systems. The design operates under a 5GHz low-nois...
gaoyanmei PCB Design
Please tell me about the stop mode of RL78
The document contains: (2)STOP modeEnter STOP mode by executing the STOP instruction. STOP mode is a mode that stops the oscillation of the high-speed system clock oscillation circuit and the high-spe...
wdliming Renesas Electronics MCUs
Briefly talk to beginners about concepts and choices such as HASL and OSP
This post was originally intended as an answer to a certain netizen. Since there is a lot of content involved in explaining it clearly, I thought it would be better to post it separately, which may be...
chunyang PCB Design
80V withstand voltage, 5V/2.1A high voltage power supply solution
[i=s]This post was last edited by Xiaoxiaoxin on 2018-9-12 10:04[/i] [backcolor=rgb(222, 240, 251)]This is an application demonstration of DC10V~80V input, 5V output, and maximum output of 2.1A. The c...
小小芯 Power technology
Signal shaping of the global clock
I used an active crystal oscillator as input, and programmed a decimal counter inside it. Using an oscilloscope, I found that the output of the first few bits was still a sine wave, but the output of ...
kingchiu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1078  1592  2059  2397  2163  22  33  42  49  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号