531NC1309M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NC1309M00DG

531NC1309M00DG: DescriptionLVDS Output Clock Oscillator, 1309MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NC1309M00DG Overview

LVDS Output Clock Oscillator, 1309MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC1309M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1309 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Transistor time relay circuit three

Homemade adjustable voltage stabilized power supply diagram

Adjustable current source circuit diagram using op amp

Using 55-chip transmit driver circuit

Wire breaking circuit

DC boost circuit for shrimp traps

Suggestions for RF/Wireless Sector: I'm a newbie, I recently found a job in Suzhou, working in radio frequency. I want to find some information and posts about wifi in the forum, but I found that there are not many. I just suggest:congr...; MrKingMCU Suggestions & Announcements

The development of DVR and new product branches: [size=3][font=宋体]Market Overview[/font][/size] [color=black][font=宋体]The domestic[/font][/color][color=black][font=Times New Roman]DVR[/font][/color][color=black][font=宋体]industry has experienced deve...; Industrial Control Electronics

I want to run a program compiled successfully with evc on a USB disk under wince. How can I do this? Please advise me.: The program compiled successfully with evc is downloaded to the system through USB and can be run. Now I want to put it on a USB disk and run it under wince. How can I do it? Please give me some advic...; evildoor Embedded System

Help! ! Schematic diagram of digital voltage source!: [i=s] This post was last edited by paulhyde on 2014-9-15 09:45 [/i] The basic requirements for designing a digital voltage source with a certain output voltage range and function are (1) Output voltag...; dagang5 Electronics Design Contest

Develop video IP in a fully integrated design environment: Typically, the implementation of a video processing system needs to support a variety of video and audio standards and is responsible for converting signals from one standard to another. Multimedia ap...; dtcxn Medical Electronics

Summary of Practical Skills in High-Frequency PCB Design: [color=#3e3e3e]The goal of PCB design is to be smaller, faster and less expensive. Since the interconnection point is the weakest link in the circuit chain, the electromagnetic properties at the inter...; ohahaha PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components