531JB98M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531JB98M0000DG

531JB98M0000DG: DescriptionCMOS Output Clock Oscillator, 98MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JB98M0000DG Overview

CMOS Output Clock Oscillator, 98MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JB98M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	98 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Bridge regulator circuit

3S speech synthesis IC HM2055 typical circuit

Broadband multivibrator circuit diagram

Automatic headlight conversion device

TDAl520B typical application circuit

transistor inverter circuit

UCOS-II Information: The Chinese document introducing UCOS-II is quite detailed. . . I don't have core coins, so I can't get it for free....; xz16112 Real-time operating system RTOS

[Nucleo experience] + USART communication problem between ST-LINK and L053: [Nucleo Experience] +USART communication problem between ST-LINK and L053 was discovered through the reminder of netizens: ST-LINK's virtual serial port has been connected to the target M0+ USART's tr...; 蓝雨夜 stm32/stm8

atmega8 programming error: The read identification word is 3E:3E:3E. The program written is displayed normally, but the program read out is allusing Zhifeng programmer, high voltage programming mode[[i] This post was last edite...; ssawee Microchip MCU

KeiluVision2 and Proteus6.9 joint debugging problem: Error:Target DLL has been cancelled.Debugger aborted! I am a beginner in microcontrollers and I really want to learn it well! I am doing the first example in the "Proteus Chinese Tutorial", which seem...; pzzh Embedded System

Schneider PLC control problem: It is a crane control system. The multi-turn absolute value modbus signal encoder and Schneider plc are matched to realize the trolley's walking positioning. There is no problem with the communication...; 冬立自动化技术 Integrated technical exchanges

Gaofen help nand flash to expand to 512M driver modification problem: Platform--2440 Now the nand flash is enlarged to 512M, which makes the system unable to boot. If I want the system to boot, what should I modify? [b] Should I modify C:\WINCE500\PLATFORM\smdk2440\eboo...; easyhrh Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components