530AC66M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AC66M0000DG

530AC66M0000DG: DescriptionLVPECL Output Clock Oscillator, 66MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AC66M0000DG Overview

LVPECL Output Clock Oscillator, 66MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC66M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	66 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automobile electronic fuel saver circuit diagram

Power amplifier circuit using field effect transistor as output

85——145V DC adjustable voltage stabilized power supply circuit diagram

Circuit diagram of telephone conference terminal made with hands-free phone chip

Tube amplifier DIR1703+PCM1738 DAC finished circuit diagram

Voltage controlled oscillator with output bidirectional amplitude limiting

【Design Tools】Hardware Acceleration Implementation Techniques from MicroBlaze: In practice, there are many algorithms that can be converted to pure hardware to accelerate your processor. The average standard deviation algorithm, creating the minimum or maximum value in a given t...; GONGHCU FPGA/CPLD

發几個小笑話: Shaanxi dialect jokes A Shaanxi family opened a restaurant in New York's Chinatown. The son was a waiter, the mother was in charge of collecting money, and the father was the chef. One day, a foreigne...; panyaofeng Talking

Graphics output motor control software source code: Drawing output control software, mainly suitable for laser cutting, engraving and other stepper motor control drawing output equipment. Support LPT parallel port control and USB download control. Sour...; motioncontrol MCU

Find the model of a microcontroller: Hello everyone: I am looking for a microcontroller model. Chip package: QFN24 Pin3: UART (single-line half-duplex) Pin4: CLKI (chip clock input) Pin9: Reset Pin10: VCC Pin21: GND Please let me know, I...; mycrazybird 51mcu

MSP430F2418 flying problem: I have a program that used to run normally. Later, I modified the board and changed the multi-point grounding to single-point grounding (this is not correct, but I didn't find it when I was laying out...; adam_zhang41 Microcontroller MCU

[Repost] A journey into the secrets of the CPU pipeline: [align=center][p=24, null, left][color=rgb(46, 46, 46)][size=15px]As programmers, the CPU plays a central role in our work, so it is helpful to understand how the processor works internally. [/size][/...; 574433742 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components