530MB573M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB573M000DGR

530MB573M000DGR: DescriptionLVPECL Output Clock Oscillator, 573MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB573M000DGR Overview

LVPECL Output Clock Oscillator, 573MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB573M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	573 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MC14075 circuit

Alarm delay control circuit

Uninterruptible power supply for dual-telephone

Current mode op amp voltage controlled oscillator circuit diagram

Signal conditioning circuit for piezoresistive accelerometer

Computer motherboard circuit diagram 430TX_25

STM8L I/O: [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][size=14px]The PC0/I2C_SDA port of STM8L is configured as push-pull output to output high level. When debugging, it is found that the bits...; czx2014 stm32/stm8

Implementing POWERLINK Slave Design on Altera PFGA: Implementing POWERLINK Slave Design on Altera PFGA...; EPACCN Industrial Control Electronics

Problems encountered in driving two-color dot matrix with 74hc595: I am a beginner in single-chip microcomputers. I recently soldered a circuit by myself. I used six 74hc595 cascades to drive four 16*16 24-pin two-color dot matrices. After soldering, I wrote a test p...; 1129772821 51mcu

Pingtouge Wi-Fi AT Command User Manual: [i=s]This post was last edited by Hot Ximixiu on 2021-10-28 07:42[/i]1. OverviewIn the subsequent GPRS control, 3G module and other aspects, AT commands are used for control, and AT commands gradually...; 火辣西米秀 Domestic Chip Exchange

A Single Chip Microcomputer Application Design of Infrared Induction Liquid Pump: Abstract: Infrared microcomputer automatic pump liquid crystal is a practical new small household appliance product in the 21st century. It uses infrared technology to sense human hands, and the singl...; rain MCU

0606, it’s time to review the highlights of the week again~: :Laugh:[size=3]It’s time to review the highlights of the week again~ A lot of things happened last week. Our new issue of the [/size][url=https://bbs.eeworld.com.cn/thread-491728-1-1.html][size=4][col...; okhxyyo Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components