531AB281M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB281M000DG

531AB281M000DG: DescriptionLVPECL Output Clock Oscillator, 281MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB281M000DG Overview

LVPECL Output Clock Oscillator, 281MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB281M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	281 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Small capacitance and long duration timer circuit diagram

LED lighting output temperature compensation circuit diagram using S-8100B

Sewing machine motor phase control speed regulation circuit

Digital display temperature control circuit

Traffic light alternating flash circuit

875p computer motherboard circuit diagram_011

Expert advice, 8051 photoelectric isolation and relay drive: Can someone please give me some advice on the light spot isolation and relay driver used on the 8051 p0.1--p0.5 port? It would be best if there is a schematic diagram edited by 99se. A general drawing...; c51rf2 Embedded System

Inline instructions in TI DSP TMS320C66x study notes (c6x.h Chinese annotations) (VI): [code]/********************************************************************************/ /* C6X.H v7.4.12 */ /********************************************************************************/ #include...; Mars_WH DSP and ARM Processors

Recruiting VC software engineers: [img=210,152]http://pic.baike.soso.com/p/20120704/20120704111013-1365166075.jpg[/img]This position challenges high salary, those who are interested can come to take the challenge [img=60,60]http://www...; kckj Recruitment

Investigate which shopping websites our engineers frequently visit?: [font=微软雅黑][size=3]With the gradual popularization and rapid development of e-commerce, nowadays you can buy almost everything from all over the world by just typing a few words at home{:1_103:}[/size...; eric_wang Talking

Basic timer PWM output of Huada HC32L136: The basic characteristics of PWM output of general timer 0/1/2 include 2 independent PWM outputs CHA, CHB, 1 complementary PWM output (CHA, CHB) + 1 independent PWM output (gate), 1 complementary PWM ...; 火辣西米秀 Domestic Chip Exchange

MSP430 series single chip microcomputer interface technology and system design examples: MSP430 series MCU interface technology and system design examples, quick start for novices....; 初出茅庐！ Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components