531MA930M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MA930M000BGR

531MA930M000BGR: DescriptionLVPECL Output Clock Oscillator, 930MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA930M000BGR Overview

LVPECL Output Clock Oscillator, 930MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA930M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	930 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Audio Dynamic Noise Cancellation System

Stage lighting adjustment circuit

μPD1913C (TV and VCR) infrared remote control transmitter circuit

Light-controlled touch multi-purpose switch circuit

Average window comparator circuit with temperature compensation

MOS image sensor oscilloscope imaging circuit

Learn to use WiFi module to remotely burn programs to STM32/GD32 MCU in two minutes: ...; cortex_M3 stm32/stm8

[Evaluation of Motor Kit P-NUCLEO-IHM]-3.2, Task Check-in (Advanced Tasks, Suggestions and Feedback): [i=s]This post was last edited by yang_alex on 2018-7-4 19:41[/i] [b][size=4]Advanced Task: Comparative Evaluation of New and Old Versions of Motor Driver Library[/size][/b] In general, in recent year...; yang_alex stm32/stm8

Power Supply Development Diary: [table][tr][td]Power Supply Development Diary - Part II [/td][/tr][/table][table][tr][td] [font=Arial][size=10pt]By Dr. Ray Ridley, Ridley Engineering[/size][/font][font=Arial][size=10pt][b]Power Supp...; 安_然 Analog electronics

PROTEL99SE inner electrical layer segmentation and copper coating issues: Now I have split the power layer into two pieces. Now I want to copper-fill them. Should I use the FILL tool? But after playing with it, I found that there is no network number in the properties. Did ...; xiaoxiao818 Embedded System

May I ask how long does it take for your CE to boot up? How many seconds is it black?: I found that when I load an image in the bootloader and load another image in the kernel and put it in the display buffer, when I press the power button to start the system, there is still a black scr...; chengchuanqing Embedded System

Regarding the article in my Electronic Engineering World blog being deleted for no reason?: [font=Verdana][size=2]Hello,[/size][/font] I am a registered user of Electronic Engineering World [url]https://www.eeworld.com.cn/[/url], registered on August 6, 2008, and published about 20 articles ...; changweijie Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components