530AA389M600BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA389M600BGR

530AA389M600BGR: DescriptionLVPECL Output Clock Oscillator, 389.6MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA389M600BGR Overview

LVPECL Output Clock Oscillator, 389.6MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA389M600BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	389.6 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

AC electronic voltage regulator overvoltage protection circuit

Direct heating rectifier tube full-wave rectification and filter circuit

Sweep frequency oscillator circuit composed of a single CMOS circuit

Linear ramp generator

FSK signal demodulator

Used to measure circuits with very low irradiation intensity

[TI Recommendation] Organize some information from netizens into PDF documents: It is suggested that our forum should collect some development experience, usage experience and DIY works shared by some netizens . Discuss with these netizens and organize them into PDF documents, an...; cat3902982 Microcontroller MCU

EVC serial port program, urgent! ! ! !: I wrote a serial port test program according to ZLG's WINCE book. It opens the serial port and simply sends and receives data. It should have no direct relationship with the hardware driver. But now t...; whatseal Embedded System

Question: In WinCE 5.0, can I use the remote heap walker to check who allocated a certain block of memory?: A few days ago, I asked a question. After porting a program from WinCE4.2 to 5.0, insufficient memory occurred. After investigation, the following problems were found. Now I will explain the investiga...; Essen Embedded System

The DLL under bsp cannot be generated!: [color=#008080]Now after adding the (EP9315) GIPO driver I wrote to the BSP, the compilation is successful, but the DLL cannot be generated, and the following error pops up! [/color][color=#FF0000]Bui...; sy_ocean Embedded System

Ask the basic questions of the arm development board: May I ask where are the main domestic manufacturers of ARM development boards? What about overseas ones? All the ones I found on Baidu are from agents. Also, if I want to integrate GPS, GSM modules, e...; ldw3 ARM Technology

Wince 320*240 display driver development: I want to change the resolution from 640*480 to 320*240. After the ce image is started, the system icon is obviously too large. But it can be displayed in full screen. What is wrong?...; glenovo Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components