531SA938M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531SA938M000DG

531SA938M000DG: DescriptionLVDS Output Clock Oscillator, 938MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA938M000DG Overview

LVDS Output Clock Oscillator, 938MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA938M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	938 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The role of accelerating capacitors

Gantry milling machine AC feed control chart

Motor speed control circuit

Electronic ballast circuit 3

free oscillating circuit

Homemade simple remote control switch circuit

Quick-Jack is now available, let's share our experience and answer your questions: [i=s]This post was last edited by kejoy on 2014-6-7 22:01[/i] :pleased:[font=Tahoma,]I received the board this afternoon. It was very fast. It arrived at 3pm today after it was sent yesterday. First o...; kejoy Talking

How to use internal flash storage in 430G series: I am using 430G series chips to make a small device. I want to use the internal flash to store some simple coefficients. Can anyone tell me about this application?...; jishuaihu Microcontroller MCU

Enhanced performance 100-bit gate driver improves efficiency of advanced communications power modules: Abstract Communications applications use power modules based on half-bridge, full-bridge, or synchronous buck power topologies. These topologies use high-performance half-bridge drivers to achieve hig...; alan000345 TI Technology Forum

C51 pin pull-up problem: sbit BEEP = P1^3; BEEP=1; //Buzzer for(beep_delay=10;beep_delay>0;beep_delay--); BEEP=0; The buzzer buzzes and then turns off, but the BEEP pin remains low. Why?...; evildoor Embedded System

PCI Express Bus Problems: I am working on some hardware related to PCIE bus interface recently. I have only read a little about PCIE bus and I don't know much about the driver. I want to ask, how to initiate a DMA request to t...; maxipeiz Embedded System

TMS320C6000 Basic Learning Bootloader and VectorTable: Interrupt Service Routine (ISR) When using the -c or -cr linker option, the DSP C compiler automatically creates the function _c_int00, which corresponds to the entry address of the C program. The res...; Jacktang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components