550BE125M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550BE125M000BG

550BE125M000BG: DescriptionLVDS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550BE125M000BG Overview

LVDS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550BE125M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	25 ppm
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	125 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Four connection methods and characteristics comparison of differential amplifier circuit c

6.3V, 270V, 300V DC power supply circuit

Proximity sensor circuit diagram

Infrared sensor circuit

Nickel-cadmium battery charger with automatic power-off

Dual video amplifier circuit

A single-chip microcomputer supports WiFi application SimpleWiFi application in single-chip microcomputer: [b]An application of single-chip microcomputer supporting WiFi - Application of SimpleWiFi in single-chip microcomputer[/b] [b]First, the picture: [/b][align=center][font="][size=12.0pt] [/size][/font...; SimpleWiFi MCU

About the task switch (OSPendSV) of ucos in STM R0, {R4-R11}: As the title says, in the PendSV interrupt of ucos, how do I understand STM R0, {R4-R11}? I have read a lot of information saying that R4, R5...R11 are pushed onto the stack, but I don't understand on...; firstfox Embedded System

mc1648 invincibility problem: Hey guys, I'm using mc1648 to make a 100M voltage-controlled oscillator recently, but the waveform I output is not very good-looking. The waveform is a sine wave, but the amplitude is getting smaller ...; jie768029 RF/Wirelessly

The problem of remainder in double-byte division: How do I handle the remainder of a two-byte division by two-byte program written in assembly? If I only use the quotient as the final result, will it be inaccurate? How do I handle it?...; cxk208 51mcu

Xiaomi smart socket drops from the sky: Yesterday I received the year-end reward: Xiaomi smart socket. I was so happy, but I won't post pictures of just one socket. I forgot to bring it home yesterday and didn't try it. When I brought it ba...; shihuntaotie Talking

How to develop gateways for next-generation vehicles from a cost perspective: Vehicle architecture is evolving rapidly with the trend towards semi-automation, and fully autonomous vehicles will eventually be realized. Automakers are also introducing features such as smart acces...; zqy1111 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components