530UA991M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530UA991M000DG

530UA991M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 991MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UA991M000DG Overview

CMOS/TTL Output Clock Oscillator, 991MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UA991M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	991 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wireless microphone circuit

Working principle diagram of complementary symmetrical field effect transistor

DK-2 type control box uses AC power electromagnet closing circuit

614-2kVA AC voltage regulator circuit

Negative reference voltage circuit 2

Short circuit protection function test method 2 of IGBT drive circuit

Embedded Linux applications, challenges and new generation solutions in the industry.pdf: [font=宋体][size=9pt][font=宋体][size=9pt][font=Verdana] 1. Introduction to embedded systems and operating systems Introduces the background and application advantages of embedded systems and embedded ope...; cesiu Linux and Android

"MCU Engineer's Refining Story" P103 The third line USCI missed two words: ...; qinkaiabc Microcontroller MCU

【MXCHIP Open1081】ST-LINK can be downloaded and debugged in IAR environment, but MDK cannot?: I just tried it. The test program compiled by IAR can be downloaded and debugged. There is also a serial port in ST-LINK, which is very convenient to use. So, I hope to use ST-LINK for debugging. But ...; dontium RF/Wirelessly

Headhunting position: Shenzhen famous foreign company recruits Staff SW Development Engineer: 深圳某著名半导体外资企业委托招聘一名: Staff SW Development Engineer,Qualifications: - MSCS with 8 plus years of system software development & SQA experience is a plus.- Working knowledge of FTP, SQL, Proxy, and Web ser...; postman Embedded System

The frustration of serial port data: Regarding the receiving bit RB8 in the serial communication of the ATMEL51 microcontroller, Yu Yongquan's "ATMEL89 Series Microcontroller Application Technology" describes that if SM2=1 is defined bef...; 程序天使 MCU

How to use digital tube to display 100 sets of data at the same time: 6-bit data is a group. The host computer sends 100 groups of data to the microcontroller. The digital tube displays 100 groups of data at the same time. How many microcontrollers are needed to control...; HHY55 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components