531RA673M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RA673M000DG

531RA673M000DG: DescriptionLVPECL Output Clock Oscillator, 673MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA673M000DG Overview

LVPECL Output Clock Oscillator, 673MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA673M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	673 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Touch switch circuit using transistors

Ten-band tonal equalizer using active filters 2.gif

low frequency oscillator flasher

Probe circuit

Thermocouple Isolation Amplifier

High-speed gain programmable amplifier circuit

Please follow my download center: I hope everyone will pay attention to my download center. I will upload the data one by one. I hope you can find what you need. The points for downloading data are 1-2 points. Hehe, I will upload the ...; chen8710 Download Centre

Can such an arm board be installed with an arm linux system?: The board has few peripherals, only arm926 cpu (pinpad), a 64M nandflash, a 128K CMOS STATIC RAM, LCD, key, it's that simple, no other ram, in fact, it's just a pinpad, but if I want to install an arm...; chely Linux and Android

Annoying problems with proteus, waiting to be solved by experts~: I installed proteus7.2sp2 once before. I haven't used it for a long time, so I uninstalled it. But now I want to install it again. After installation, I loaded the MAXIM_LICENCE.lxk file (for cracking...; ft1826119 Embedded System

【Transfer】 Digital Signal Processing Lesson Plan----5. Basic Network Structure of Discrete Time System: Chapter 5 Basic Network Structure of Discrete-Time System 5． 1 Introduction Generally, discrete-time systems or networks can be described by difference equations, unit impulse responses and system fun...; dontium DSP and ARM Processors

6264 Extension Issues: ; When you want to implement 6264 expansion, write the content and record the last write address that is different from the content to be written. ORG 0030H MOV R2, #0FFH MOV R1, #10H MOV DPTR ,#0A000...; feivy88 Embedded System

[I contribute to the Xilinx Resource Center] 8×8 zigzag scan sequence generated by combinational logic: 8×8 zigzag scan sequence, generated by combinational logic...; wanghongyang FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components