EEWORLDEEWORLDEEWORLD

Part Number

Search

530WA148M000DG

Description
CMOS/TTL Output Clock Oscillator, 148MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530WA148M000DG Overview

CMOS/TTL Output Clock Oscillator, 148MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA148M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency148 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
BUG-The LM3S8962 board of TI is locked when downloading the program
When I was downloading the program for the TI official 8962 board, I accidentally locked the chip, and then I couldn't burn the program into it. Later I found an official software that can be used to ...
平行电 Microcontroller MCU
AD amplifier manual for developers: ADA4898 operational amplifier data
[url=https://download.eeworld.com.cn/download/sinceyoulove/575447][font=微软雅黑][size=5][b]ADA4898_Operational Amplifier Data[/b][/size][/font][/url]...
兰博 Download Centre
VHDL 4X4 keyboard program, compiling problem, please help
Today, when I was debugging the program, this error occurred. I want to know what happened. Error: VHDL error at keyb12_11.vhd(82): can't infer register for signal "tem_press" because signal does not ...
ford5404 Embedded System
Find an expert to help, paid~~~
-- Requirements: Crack the software with the dongle or find a way to copy the dongle infinitely. Paid, price negotiable (at least 3k), preferably in Beijing, contact: qq: 20668627...
eddy326 Embedded System
CCS import routine for TM4C123x
I started to get in touch with TI's TM4C123GXL, and applied for a board to learn from it. I recorded it here as a souvenir. When using TI chips to make things, although Keil and IAR seem to be able to...
灞波儿奔 DSP and ARM Processors
【Espier FPGA VHDL Learning Post】Post 14 (Study Assistance) 2-Way Selector
[align=center][size=4][Espier FPGA VHDL[/font] Study Post] Post 14 2-way Selector (1) 2-way Selector This 2-way selector is used to select one of the two input signals and output it.This selector has ...
常见泽1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2129  2175  657  938  2245  43  44  14  19  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号