531RA120M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RA120M000DG

531RA120M000DG: DescriptionLVPECL Output Clock Oscillator, 120MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA120M000DG Overview

LVPECL Output Clock Oscillator, 120MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA120M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	120 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Use PSSR to make light-controlled automatic street lights

Light controlled electronic ballast circuit

Mining hoist loose rope signal and safety circuit

cheap harmonic circuit

Independently adjustable duty cycle wideband pulse generator circuit

Computer motherboard circuit diagram 810 1_11

Only scan lines can be seen but not waveforms: The oscilloscope is normal and can see the scan lines. However, when observing the measured signal, only the scan lines can be seen but not the waveform. Why is this?...; lily608487 Test/Measurement

SensorTile IoT Development Kit (10) - DIY Wireless Voice Selfie Device: [i=s] This post was last edited by lb8820265 on 2017-4-22 12:47 [/i] [align=left][font=微软雅黑][size=3]First, here is the video: [/size][/font][/align][align=left][align=center][font=微软雅黑][size=3][media=...; lb8820265 MEMS sensors

US researchers create supercapacitor that can be charged instantly: Reprinted from: http://www.powersystems.eet-china.com/ART_8800623749_2400002_NT_51116982.HTM American researchers have developed a new type of supercapacitor (DLC, double-layer capacitors), which can ...; 安_然 Energy Infrastructure?

Please help with the problem of reading the ID order of 512M nand flash in reverse order.: The code to read the ID is as follows; set timing value ldr r0, =(7<<12)|(7<<8)|(7<<4 str r0, [r5] ;enable control--------this That's right, it's the same as the initialization in nand.c ldr r0, =(0<<...; guang_84 Embedded System

How to clear data in DSP28335 sciFIFO: I would like to ask, when it is determined that the data in the FIFO is incorrect, how to clear it to 0 and receive the data again...; DSPscififo Microcontroller MCU

NXP LPC1768 BMW Development Board Chapter 23 BMW 1768--TFT3.2LCD Test: Chapter 23 BMW 1768 —— TFT3.2 LCD Test In this section, we mainly talk about the operation of LCD screen. The display is very important in our experiment. We can observe our experimental results and p...; 旺宝电子 NXP MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components