531EA1046M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EA1046M00DG

531EA1046M00DG: DescriptionLVPECL Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA1046M00DG Overview

LVPECL Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA1046M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1046 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Six-way flashing light string circuit (1)

Transformer overheating alarm circuit

Charger circuit with current limiting protection

pulse tester circuit

UPCI490HA (TV) infrared remote control receiving signal processing circuit

Charging circuit composed of LTC4052

Weekly highlights: 2018.8.27-9.2: [size=4]Hi, good morning everyone~~ It's time to review our highlights of the week again~ In the past week, our forum has undergone many changes~[/size][size=4](Secretly captured a picture of last wee...; okhxyyo Talking

I would like to ask about the startup problem of wince5.0. Can you please give me some advice?: Based on pxa270, customized wince BSP, eboot is running, and the kernel can be downloaded, but the kernel gets stuck halfway through booting. I would like to ask you what the possible reasons for this...; yes2250 Embedded System

EK-TM4C1294XL Ethernet can send data, but the received data are all CRC errors.: [i=s]This post was last edited by zwj108 on 2015-5-24 17:15[/i] EK-TM4C1294XL Ethernet can send data, but the received data packets are all CRC errors. EK-TM4C1294XL is directly connected to the deskt...; zwj108 Microcontroller MCU

How to achieve fast charging while maintaining high efficiency: [align=left][b][font=宋体][size=11.0pt] [/size][/font][/b][/align][align=left][font=宋体][size=11.0pt]Fast charging has become an integral part of our daily lives, especially when we are out and about. We...; 德州仪器_视频 Analogue and Mixed Signal

TI C6000 Optimization Advanced: Several Steps for Compiler Optimization Loops: The performance of a loop depends mainly on whether the compiler can compile appropriate software pipelines. The compiler optimizes a loop in three steps: Get loop count information. This information ...; Aguilera DSP and ARM Processors

About automotive electronic and electrical isolation applications: Let's discuss: Under what circumstances does power supply need to be isolated? Under what circumstances does communication need to be isolated? Why is isolation necessary? Professionals who have desig...; lpmrzx Automotive Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components