EEWORLDEEWORLDEEWORLD

Part Number

Search

531EA1048M00DG

Description
LVPECL Output Clock Oscillator, 1048MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531EA1048M00DG Overview

LVPECL Output Clock Oscillator, 1048MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA1048M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1048 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
USB3.0 interface technology and circuit design
USB3.0 interface technology and circuit designAuthor: Date: 2010-07-16 Source: Electronics WorldKeywords:USB3.0interface technologycircuit designAbstract: USB, as a new type of interface technology , ...
安_然 Analog electronics
【Learn Power Supply from TI】 Series------TI Full-color LED Display Solution
[align=left][b][color=black] [color=red]This is the wonderful lecture courseware of Mr. Li Wei, a power engineer of TI, on October 16, 2012. If you like it, please download and watch it! [/color][size...
qwqwqw2088 Analogue and Mixed Signal
5 yuan a clamp meter
Last time I recommended a multimeter for 5 yuan to you , and this time I bought a few clamp meters for 5 yuan each.Uses 9V batteryThe workmanship is average and suitable for making electrician meters....
dcexpert DIY/Open Source Hardware
[FPGA Open Source Tutorial Series] Chapter 13B Building a Simple Application System for Serial Port Transmission and Storage Dual-Port RAM
[align=center][color=#000][size=15px][size=6][b]Build a simple application system with serial port receiving and transmitting and storage dual ports[/b][b]RAM[/b][b][/b][/size][/color][/align][align=c...
芯航线跑堂 FPGA/CPLD
What happened to my board?
My board is very strange today. EVC can be synchronized to the board, but when I press the browse button of the synchronization software, I can't see the files in my device. In other words, I can't tr...
像见 Embedded System
2.4G antenna design reference on PCB board
[i=s]This post was last edited by qwqwqw2088 on 2020-3-11 09:16[/i]For 2.4G PCB antenna, if cost and size are not considered, other antennas can be selected, such as patch antenna (small size, medium ...
qwqwqw2088 Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1063  437  176  825  237  22  9  4  17  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号