531MB1302M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MB1302M00DG

531MB1302M00DG: DescriptionLVPECL Output Clock Oscillator, 1302MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB1302M00DG Overview

LVPECL Output Clock Oscillator, 1302MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1302M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1302 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

50W offline switching power supply circuit

Voltage monitoring and reset circuit diagram

Contactless lighting control circuit

high speed trigger

Switch off long delay circuit diagram

Vacuum tube SRPP inverter circuit

Let’s talk about the difference between the neutral wire and the ground wire. If you don’t pay attention, something serious may happen.: [i=s]This post was last edited by maychang on 2016-3-19 08:59[/i] 1. The difference between the neutral wire and the ground wire The neutral wire is grounded at the power supply end (power plant, subs...; qwqwqw2088 Analogue and Mixed Signal

Weird switch problem: Hello, everyone:I have a question for you: I am developing in C language in DSPc2000. There are 7 cases in my switch statement. After compiling, I loaded it into DSP. When I used MIX mode to view it, ...; xtshenyong Analogue and Mixed Signal

After keil finishes writing the program, a green box appears in front of debug: I am a 51 MCU beginner . After writing a program with Keil , I need to solve the following problems when debugging: 1. Some lines in the program can only be broken if there is a gray line in front of ...; 无赖好好 51mcu

[Show Prizes]--ADI Experimental Circuit--Magic Cube: I've been looking at code all day these days and I'm really exhausted. I received a Rubik's Cube from EEworld this morning and played with it. It was awesome! I also relaxed for a while .Did you recei...; 37°男人 ADI Reference Circuit

Relationship between Nucleus and ThreadX: [size=4] I have studied Nucleus before. Recently, because I want to understand the mechanism of other RTOS, I specially looked for some other RTOS codes on the Internet, including ThreadX codes. Then ...; Jacktang Microcontroller MCU

Define two RAM areas in the IAR icf file: Hey guys, I'm writing a program. The chip is STM32 and I use IAR as my IDE. The RAM occupied by the program is too large and exceeds the RAM of the chip itself, but the MCU has an external SDRAM. I wa...; woody_chen stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components