530HA1367M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530HA1367M00DG

530HA1367M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA1367M00DG Overview

CMOS/TTL Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA1367M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1367 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Boiler control circuit

DC electromagnet strong excitation fast pull-in circuit 4

TDA2007 power amplifier circuit diagram

LA4500 audio IC amplifier circuit diagram

Variable gain amplifier circuit diagram

Standard application circuit of 8-terminal adjustable output low-power integrated voltage regulator BG602

[Samples] +TI high-performance chip: [i=s]This post was last edited by fyaocn on 2015-6-3 16:55[/i] 1. TI's sample standard is delivered via SF Express. However, only SF Express can demonstrate TI's high efficiency. It arrived the next d...; fyaocn TI Technology Forum

[TI's first low-power design competition] The third batch of shortlisted list express number: TI has provided the courier tracking numbers for the third batch of finalists, using SF Express. Please check the logistics if you haven't received the board yet. [table=98%] [tr][td=128][size=2]EEwor...; maylove Microcontroller MCU

Maybe it's destiny?: Last year, I spent eight months preparing for the postgraduate entrance examination. I originally wanted to apply to South China University of Technology. Why did I choose this university? Because it ...; 张无忌1987 Talking

The logic gates occupied by dspbuilder are compared with those occupied by VHDL to complete the same function directly.: Which one has more logic gates, the one occupied by DSPBuilder or the one occupied by VHDL to complete the same function? How much more logic gates? Today I used DSP Builder to make a keyboard debounc...; eeleader FPGA/CPLD

Programming help ahhhhhhhhhhhh: The intention of this program is to implement a function that expands 6 interrupts. Each interrupt will output serially. For example, the first interrupt outputs 001, the second outputs 010, and so on...; eeleader FPGA/CPLD

In WM6.0, there is a problem with EDB database comparison records. Experts, please help me. It's urgent!: I want to compare two records in EDB database, but I can't think of a good method. Is there any expert who knows? Please tell me. The method I can think of now is to use CeSeekDatabase, but when I use...; baiyang8361 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components