531AA1380M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AA1380M00DG

531AA1380M00DG: DescriptionLVPECL Output Clock Oscillator, 1380MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA1380M00DG Overview

LVPECL Output Clock Oscillator, 1380MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA1380M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1380 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Suppression of the influence of power supply voltage waveform (b)

Programmable counting statistics controller circuit

Simple R, L, C measuring bridge circuit

Food processing machinery timing automatic switch circuit

MAX660 oscillation frequency high-speed changing method circuit diagram

Sawtooth wave oscillator using 555 time base circuit

EWSTM8 Getting Started Guide, which has just been used for less than a month: If you have money, you want to see the guinea pig of EWSTM8. I am one, but an old one.The previous PP,and the next is the introduction of the guinea pig. IAR EWSTM8 project creation.pdf (636.96 KB)Dow...; huangnian stm32/stm8

Assembly experts please come in: ORG 0000HLJMP STARTORG 0040HSTART: MOV R7,#04H; MOV R6,#0FEH ; MOV DPTR, #TAB ; LOOP: MOV A,R7 MOVC A,@A+DPTR; MOV P2,#48H ; MOVX @R0,A; MOV A,R6; MOV P2,#88H; MOVX @R0,A; RL A; MOV R6,A; LCALL DELAY;...; feiyun 51mcu

100PIN IO mode lights up T6963 LCD controller 240*128LCD: STM32F103VET6 connected to T6963 controller LCD (240*128), originally wanted to use FSMC to drive, but failed after several days, now use IO method to light up LCD successfully in ten minutes. Now sha...; 410598605 stm32/stm8

Nuclear energy seawater decomposition experiment measurement and control platform based on virtual instrument: Nuclear energy seawater desalination experimental measurement and control platform based on virtual instruments In order to study the process flow and key process technologies of the vertical evaporat...; feifei Test/Measurement

Officially started the design of pyboardCN V2: Because of some things to deal with, the pyboardCN V2 was delayed for a while. Now it is April, and we can finally start. Today we officially started the design of V2, and began to gradually sort out ...; dcexpert MicroPython Open Source section

Is there no way to select all components at once when designing a PCB using AD?: The wiring has been completed, and the line will also be selected by box selection...; 二维码 PCB Design

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components