530BC1124M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530BC1124M00DG

530BC1124M00DG: DescriptionLVDS Output Clock Oscillator, 1124MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BC1124M00DG Overview

LVDS Output Clock Oscillator, 1124MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BC1124M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1124 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

In response to the increasing number of new series of power modules for automotive traction inverters, do you know?

DC 12V to AC 100V inverter power supply circuit design

Calculate amplification, input resistance, and output resistance circuits

Programmable function generator circuit with logarithmic changing frequency

Acoustic modulated light source circuit diagram

Phase tracking three-phase generator circuit diagram

Convert the remote controller PWM signal into target attitude (quadcopter): [i=s]This post was last edited by liufengjing9 on 2017-4-29 14:59[/i] Hello everyone, my question is: [b]How to process the remote control PWM signal and convert it into the target attitude (quadcopte...; liufengjing9 stm32/stm8

Questions about the two array forms of LSM6DSO FSM gesture recognition?: I'd like to ask you, I'm new to LSM6DSO's FSM, and I wanted to recognize the shake gesture, but I couldn't find the shake gesture array in lsm6dso_fsm.c, and it was in this form: /* Program: glance */...; kinggate1 MEMS sensors

[Special topic] A big discussion on anti-interference of single-chip microcomputers: [url=https://www.eeworld.com.cn/zhuanti/20091103mcu/20091103mcu.html]https://www.eeworld.com.cn/zhuanti/20091103mcu/20091103mcu.html[/url] Welcome to join the discussion~~...; soso MCU

Embedded technology enthusiasts' study notes series (Part 2): Embedded enthusiasts' learning notes series (Part 2) After deciding to start learning embedded systems, the first thing to do is to get familiar with ARM instructions and their pseudo-instructions and...; songtl Embedded System

Power PCB5.0.1: In power pcb5.0.1, I use the copper pouer command to draw two rectangular boxes, one of which is inside the other. How can I make the copper inside the inner rectangle instead of between them? Experts...; qianrj Embedded System

DXP automatic annotation error: I use DXP schematics to automatically mark the acess viodation at 0000019c. No matter how I solve it, it doesn't work. Please help....; hongyuchang PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components