530TB120M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530TB120M000DGR

530TB120M000DGR: DescriptionCMOS Output Clock Oscillator, 120MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530TB120M000DGR Overview

CMOS Output Clock Oscillator, 120MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530TB120M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	120 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Dual-circuit insurance starting and automatic switching control circuit

Application of frequency converter in machine tools

JD1B type electrical schematic circuit

Chiba YP5-5B double-head range hood circuit diagram

Doorbell that can talk and sing

Full-bridge driver UBA2030T and its applications

Ask a sincere question to the experts: Questions about AT91SAM7X256 development: Can any expert give me a serial communication program based on AT91SAM7X256 developed on IAR platform? I just started to contact it and I don’t understand it very well. The simpler the code, the bette...; xibeifengse Embedded System

Some new changes that 5G brings to PA: The 5G wireless revolution is bringing big changes to the world of RF design, and the power amplifiers for cell phones and radio base stations are no exception. First, the power amplifier chips in 5G ...; btty038 RF/Wirelessly

[Altera SOC Experience Tour] SoC FPGA DSP Advanced---NEON High-Performance Media Engine (Part 2): [i=s]This post was last edited by CMika on 2015-5-27 23:08[/i] Neon functions have been defined in the header file arm_neon.h. The header file defines both built-in functions and a set of vector types...; CMika FPGA/CPLD

const defines constants: [align=left][font=宋体]In the [/font]C[font=宋体] language, [/font]const[font=宋体] can be used to define a constant. The definition of a constant is very similar to the definition of a variable. Just add [...; sunplusedu2012a Linux and Android

Help: What are the unique advantages of digital power supply compared to analog power supply?: [font=宋体][size=16pt]Compared with analog power supply, what are the unique advantages of digital power supply? [/size][/font][size=16pt][/size]...; lvhaiying Power technology

【GD32E231 DIY】OLED usage (SPI): This sharing uses SPI to drive the OLED display. The OLED display controller is SSD1306 , which controls the 128X64 dot matrix display.The structure of SSD1306 is as follows:GPIO can be used to simula...; xjzh GD32 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components