531MC1301M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MC1301M00DG

531MC1301M00DG: DescriptionLVPECL Output Clock Oscillator, 1301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC1301M00DG Overview

LVPECL Output Clock Oscillator, 1301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC1301M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1301 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A "desktop theater" based on personal computers

TDA5142T schematic block diagram and typical applications

Automatic help alarm medicine box control circuit

Negative reference voltage circuit 2

555 simple electronic keyboard circuit (1)

555 car wiper automatic controller circuit

FPGA Experiment (III) VGA Color Bar Signal Display Based on HDL Language: [postbg]3.jpg[/postbg][font=黑体][size=4] This time, FPGA is used to implement a VGA image display controller to display some graphics, text or images. This effect realizes horizontal color bars, vertic...; bqgup Creative Market

Powering the isolated side of a half-bridge configuration: [i=s]This post was last edited by Tianming on 2014-8-31 20:48[/i] >>...; 天明 ADI Reference Circuit

Help, who has 4-bit LED common cathode (protel99se) package: Can anyone help me with a 4-bit LED common cathode (protel99se) pcb package? Thank you in advance!!!...; wen06990234 PCB Design

Is there something wrong with OALPAtoVA? The registers are not working?: I want to use the TOUT3 function of the GPB3 port of 2450 to send out PWM waves. Add code to OEMInit() under Kernel/Oal/init.c. Below is my code: volatile S3C2450_IOPORT_REG *s2450IOP = (S3C2450_IOPOR...; ruoruo1997 Embedded System

SOPC custom peripherals (LED digital tube scanning) problem: [code]module Display(clk,data,addr,read_en,write_en,data_out,seg,lbit);input clk;input read_en,write_en;input [7:0]data;input [3:0]addr;output [7:0] seg;output [7:0] lbit;output [7:0]data_out;reg [7:0...; lxttian FPGA/CPLD

Share some materials "VHDL Zhejiang University Quick Start Tutorial", "Altera OpenCL Introduction", etc.: eeworldpostqq...; 提拉米苏 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components