EEWORLDEEWORLDEEWORLD

Part Number

Search

531TC152M000DG

Description
CMOS Output Clock Oscillator, 152MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531TC152M000DG Overview

CMOS Output Clock Oscillator, 152MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TC152M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency152 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Wireless transceiver + ultrasonic
Why does the ultrasonic value not change? Does it mean that the data can only be sent once? Why?...
农逸 Microchip MCU
Outdoor LED dual color display
I drew this circuit before, but it is no longer used. I posted the PCB diagram. If anyone wants the schematic diagram and the light board diagram, please leave me a message and I will upload it as soo...
caihong0217 Embedded System
Diodes as temperature compensation circuits for transistors
Diode as a temperature compensation circuit for transistors Both diodes and transistors are made of silicon. As the temperature T increases, the transistor Vbe decreases, ib=VCC-Vbe/R7+R5 ib increases...
QWE4562009 Analog electronics
Xiaobai encountered a very strange situation. . . . . Please give me an answer. . . . . .
Today I used the built-in phase-locked loop of FPGA to divide the frequency by 10M to provide the clock for ADS805 to do AD sampling, the waveform is 500khz, in order to reduce the clock overshoot and...
luxinexcs FPGA/CPLD
Problems when simulating F413! Please tell me how to solve it!
Tip: Tue Jul 19 13:22:38 2005: Driver does not support code coverage.The program can be downloaded into the chip, but it cannot be simulated and debugged online!The version is: IAR Assem××er for MSP43...
雾海飘香 Microcontroller MCU
Low noise preamplifier circuit
Dear senior masters, I am recently designing a low-noise preamplifier circuit. Since the signal of the signal source is relatively weak, between 100uV and 1mV, the input noise of the circuit is very h...
YuSnows Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 534  1763  336  960  2821  11  36  7  20  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号