EEWORLDEEWORLDEEWORLD

Part Number

Search

531UA1008M00DG

Description
CMOS/TTL Output Clock Oscillator, 1008MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531UA1008M00DG Overview

CMOS/TTL Output Clock Oscillator, 1008MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA1008M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1008 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Do you want to improve your development skills? Do you want your salary to increase?
We set up this studio to provide a learning and entrepreneurial platform for embedded system software and hardware engineers. For those who want to learn embedded system software and hardware developm...
fys5627300 Embedded System
Ask about the pin setting before Altera FPGA configuration
When setting the FPGA's IO pins in the Pin Planner window of the Quartus II environment, what do "I/O Standard", "Reseved", "Current Strength" and "VREF Group" mean? How can I set them appropriately? ...
fangliball FPGA/CPLD
How to implement data exchange between two user-mode applications through a driver?
The serial port application (user mode) calls the virtual serial port and sends data to the virtual serial port. The service program (user mode) packages the data to be sent by the virtual serial port...
fgfz2003 Embedded System
The auxiliary power transformer of new energy vehicles has a power of 2.4-6.6kw. How small can its volume be?
The auxiliary power transformer of new energy vehicles has a power of 2.4-6.6kw. How small can its volume be?First, let's think about a question. In our understanding, how big does a flat transformer ...
金昊德 Switching Power Supply Study Group
Lock-in amplifier circuit principle
1. Structural circuit diagram  2. Principle   The lock-in amplifier is actually an analog Fourier transformer. The output of the lock-in amplifier is a DC voltage, which is proportional to the signal ...
灞波儿奔 Analogue and Mixed Signal
NUCLEO_G431RB Review - First Experience
The board arrived yesterday afternoon, thanks to ST and EEWORLD. Let me tell you my initial impression. First, I found that the MCU is STM32G431RB after I got the board. This MCU is the basic STM32G4X...
bigbat stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1183  832  749  1491  2403  24  17  16  31  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号