531RB1276M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RB1276M00DG

531RB1276M00DG: DescriptionLVPECL Output Clock Oscillator, 1276MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB1276M00DG Overview

LVPECL Output Clock Oscillator, 1276MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB1276M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1276 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase four-wire TN-C bus connected dual power conversion circuit

Frequency sensitive rheostat manual single phase starting circuit

Spike Peak Measurement Circuit

800w dimmer circuit

Car battery charging circuit diagram

L-glutamic acid FET measurement circuit

Find a job!: Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...; zyc002002 Embedded System

[Xilinx Technical Q&A] Frequency of back-end placement and routing: Q: How do you determine the highest operating frequency of the system before back-end layout and routing? Is it a gradual increase or is there a calculation formula? After synthesis? The integrated ST...; eeleader FPGA/CPLD

Analysis of the Principle of Radio Frequency Identification Technology: [i] Radio frequency identification (RFID) technology has the characteristics of non-contact, fast reading speed and no wear compared to traditional magnetic card and IC card technology. It has develop...; songbo RF/Wirelessly

MSP430F5529 uses DMA to receive serial port data and respond: #include "msp430.h"#define CPU ((double)4000000)#define delay_ms(x) __delay_cycles((long)(CPU*(double)x/1000.0))#define delay_us(x) __delay_cycles((long)(CPU*(double)x/1000000.0))#define TX_Num 10 //S...; 天人合 Microcontroller MCU

Recruiting part-time zigbee: Long-term recruitment of part-time zigbeek trainers, if interested, please contact me via QQ995215610, email hiokhi@163.com...; hailang869 Recruitment

4545: :'( I downloaded all four files, but I can't open Protel_DXP_2004.iso in many virtual CD-ROMs. Can you guys send me a copy of what you used to open it? Thanks....; wq060022134 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components