EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB1252M00DGR

Description
LVPECL Output Clock Oscillator, 1252MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MB1252M00DGR Overview

LVPECL Output Clock Oscillator, 1252MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1252M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1252 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Please advise on the alarm settings of pcf8563
I read the set time and it is normal, but when I write the value to the alarm register of pcf8563 and then read it, sometimes it is the same and sometimes it is different. Why is this?...
xss Embedded System
【TI DLP Creative Collection】+ HUD
[color=#333333][font=arial, 宋体, sans-serif]Head Up Display DLP shows its advantages in this aspect[/font][/color][font=arial, 宋体, sans-serif][color=#333333]As shown in the figure:[/color][/font] [alig...
574433742 TI Technology Forum
Smart door locks are looking for software and hardware engineers (solution production)
[align=left][font="][size=14px][color=red][font=微软雅黑, sans-serif][size=18pt]Recruitment[/size][/font][/color][color=red][size=18pt]:[/size][/color][/size][/font][/align][align=left][font="][size=14px]...
迎未来 Recruitment
[Recommended Materials] TI Da Vinci Development Environment Quick Setup & Compatibility Issues
[font=微软雅黑][size=3][url=http://www.deyisupport.com/question_answer/dsp_arm/davinci_digital_media_processors/f/39/t/23916.aspx]>>DM36x IPNC RDK Development Environment Quick Setup Guide[/url] [url=http...
EEWORLD社区 DSP and ARM Processors
Are SOT23-6 and DFN10 these two packages available?
It seems strange that there is no DFN10 package in the official library. The data says it is one-sided. I remember that the actual device seems to have welding on both sides. The device is CN3066, a l...
astwyg PCB Design
How to draw the 5V power jack package in protel99SE?
I am drawing a PCB diagram, but I have been looking for a long time and I can't find the power jack package. And when I drew it, I didn't know how to draw it, so the hole is oval! ! Since it is my fir...
fengruozhuo PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2844  2515  995  2347  2407  58  51  21  48  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号