530EC810M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EC810M000DG

530EC810M000DG: DescriptionLVPECL Output Clock Oscillator, 810MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EC810M000DG Overview

LVPECL Output Clock Oscillator, 810MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC810M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	810 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

PWM DC motor speed regulation circuit diagram composed of LM324

Temperature control system circuit diagram of IC temperature sensor

Voltage controlled current source circuit

Fluorescent lamp circuit with no power compensation

Circuit diagram to prevent outside calls

Anti-electric shock voice alarm safety helmet

I'm begging for Chinese information on MC34940 or MC33794 or ~~: I'm begging for Chinese information on MC34940 or MC33794, or a water level measurement control system designed using these two chips. Thank you very much. If you have any information on this, please ...; symlith2 MCU

【R7F0C809】Program download problem: I received the board two days ago. I tested it yesterday and downloaded a DEMO program. I have a question to ask you. I used the E1 downloader to download the program at first, and then I used the EZ ...; 29447945 Renesas Electronics MCUs

Based on msp430g2553+nrf24L01: [code]#include# include"API.h"//define of rf24l01 # include"SPI.h"// #include #define RLED (16) #define Key (13) uchar rx_buf[TX_PLOAD_WIDTH]; uchar tx_buf[TX_PLOAD_WIDTH]; uchar msg[TX_PLOAD_WIDTH]={...; junggle Microcontroller MCU

Does anyone have a file that contains the SIM300 AT commands, their return codes, and their meanings?: If there is no more complete document, please tell me the return codes and meanings of the following commands first, in an emergency: 1 AT command to turn off the module: AT+CPOWD=1 2 AT command to tu...; xdyc2004 Industrial Control Electronics

Free FPGA Video Tutorial Download: [size=7][color=#ff0000]FPGA video tutorial free download[/color][/size] [font=Verdana][size=7]Download address:[/size][url=http://www.verycd.com/topics2765248][size=7][color=#810081]http://www.verycd....; weierdadz FPGA/CPLD

Practical Information 2 - Performance Comparison between CDMA2000 1X and GPRS: CDMA2000 1X and GPRS belong to the same 2.5G mobile communication network, which is mainly established to provide packet data services. The following is a comparison of CDMA2000 1X and GPRS in several...; 1234 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components