531CA130M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531CA130M000DG

531CA130M000DG: DescriptionCMOS Output Clock Oscillator, 130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531CA130M000DG Overview

CMOS Output Clock Oscillator, 130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531CA130M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	130 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Overvoltage and overcurrent protection circuit

Constant current source circuit

Wiring diagram for single power supply

AC voltage detection circuit

Audio circuit in 555 residential building intelligent alarm system (1)

How to take the technician exam?: I would like to ask, I am already a senior worker now, but I want to take the technician exam, what do I need? I am a senior worker in electrician installation....; dengdeng123 Mobile and portable

PLC control problems: Haiwei PLC programming 3 pumps, two for use and one for backup x0 water level signal x1 select 1#2# pump 3# pump for backup x2 select 2#3# pump 1# pump for backup x3 select 3#1# 2# for backup x4 therm...; eeleader-mcu Industrial Control Electronics

Writing nginx modules in C++: [size=4][color=blue]1 Modification of compilation method Nginx's configure script does not support C++ language compilation modules. Therefore, there are two ways to modify the compilation method: 1) ...; 37°男人 DSP and ARM Processors

PXA270 core board solution:: PXA270 core board solution: CPU: PXA270 SDRAM: 128M FLASH: 32M Interface: USB, SDCARD, SERIAL, etc. LCD+TOUCH: 3.5' supports WIFI. Solutions available: SCH + PCB + BOOM + WINCE50 BSP. There is also a ...; wbatjd Embedded System

Keyboard driver issues for Chinese and English systems: Everything is normal in English system, the keyboard driver is psa_AT2\0409, but after I choose Chinese compilation system, all the keyboard functions are invalid, I don't know what's going on? I hope...; 电源 Embedded System

GD32VF103V EVAL NucleiStudio CAN Test Project: This is my first time to use CAN bus. This time I used a disassembled BMW night vision camera for testing. The manufacturer is Autoliv and the version is 2.0. This night vision camera was played by so...; littleshrimp Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components