EEWORLDEEWORLDEEWORLD

Part Number

Search

530BA622M000DGR

Description
LVDS Output Clock Oscillator, 622MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530BA622M000DGR Overview

LVDS Output Clock Oscillator, 622MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA622M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency622 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Does the kernel version of DM3730 support sensor processing?
I use DM3730 to connect to Micron's sensor. The sensor format is Bayer Raw Date format. I use DVSDK 4.02, and the Linux version in it is 2.6.32. However, the interrupt function omap34xx_isp_isr in isp...
shenqing DSP and ARM Processors
In the 51 MCU, are the SFRs all inside the CPU? Are they just logically continuous with the internal RAM address?
In the 51 MCU, are the SFRs all inside the CPU? Are they just logically continuous with the internal RAM address? SFRs (special registers) are also real independent physical devices....
han_haomail Embedded System
0-10V, PWM, potentiometer three-in-one dimming power supply interface GP9301 solution
For your referenceThis content is originally created by zjqmyron , a user of EEWORLD forum. If you want to reprint or use it for commercial purposes, you must obtain the author’s consent and indicate ...
zjqmyron Power technology
Looking for someone to make a Cyclone III fpga minimum system development board
[i=s]This post was last edited by xuhongming on 2014-4-13 16:17[/i] Now someone is making a Cyclone III fpga minimum system development board, and I want to find someone to make one for me. Email: [ur...
xuhongming FPGA/CPLD
28335 HRPWM Issue
Use the HRPWM module in 28335, and use the SFO function to dynamically correct the number of MEPs. According to the description in the official datasheet, when a certain EPWM channel works in normal m...
yueluojiangqiu Microcontroller MCU
QEMU emulates FriendlyArm's Mini2440 development board
[font=宋体, Arial][size=3][color=#666666]First of all, I want to state that I am reposting. Can I send the original post address? [url]http://www.aiuxian.com/article/p-78292.html[/url] Original work, re...
247153481 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1948  638  283  1835  278  40  13  6  37  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号