EEWORLDEEWORLDEEWORLD

Part Number

Search

530FA31M0000DG

Description
LVDS Output Clock Oscillator, 31MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530FA31M0000DG Overview

LVDS Output Clock Oscillator, 31MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA31M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency31 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Selection of UAV flight control, gimbal stabilization, and image transmission modules
1. Flight control The flight control system of a drone refers to a control system that can stabilize the flight attitude of a drone and can control the autonomous or semi-autonomous flight of a drone....
qwqwqw2088 Analogue and Mixed Signal
Application of AT89051 single chip microcomputer in medical instruments
This paper describes the design concept, basic structure, functions and some important technical indicators of the test strip tester which uses the single chip microcomputer AT89C5 as the core. Throug...
soso Medical Electronics
The engineer said: It is better to plan the number of PCB design wiring layers than to plan your life!
The end of 2016 sounded the alarm. Planning is a word that has been very popular in different stages of our lives. So far, we cannot abandon it and live alone. When you are in high school, your parent...
kdyhdl PCB Design
Dimensioning and setting of Drill layer in PCB design
[align=left][size=14px][color=rgb(34, 34, 34)][font="][size=16px]In this issue, we have sorted out the dimensioning and settings of the Drill layer in PCB design, hoping to be helpful to everyone. [/s...
板儿妹0517 PCB Design
TI's C6455 connection problem
Dear seniors, can the reset signal time of DSP be too long? Is the ripple value of 200mV of 1.2V core voltage considered large? Just can't connect to the emulator, I don't know what the problem is. Er...
duolakk DSP and ARM Processors
Power module viewing operation
[Ask if you don't understand] AD2018 version, I see this module in the schematic diagram, which is an integrated circuit diagram that cannot be modified. How can I click from this module to see the in...
shaorc PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 442  1555  2523  382  676  9  32  51  8  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号