531AC1314M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AC1314M00DG

531AC1314M00DG: DescriptionLVPECL Output Clock Oscillator, 1314MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC1314M00DG Overview

LVPECL Output Clock Oscillator, 1314MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC1314M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1314 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Language reversing alarm circuit a (1)

Counting welding machine circuit

Positive voltage source converted to negative power supply circuit diagram

1098I type programmable microcomputer phase-locked FM transmitter circuit diagram

Integrated regulated power supply circuit

Example of adding an overvoltage protection circuit to a regulated power supply

14. Beaglebone peripheral circuit design week 4: implementation of data acquisition interface!: According to the functions I need, I use Stellaris Graphics Library to realize the data acquisition interface! (I posted it late at night, so the light in the pictures and videos is a bit unreal! :tit...; anananjjj DSP and ARM Processors

TS118-3 Temperature Sensor: I recently received a Ts118-3 analog non-contact temperature test chip. After the circuit was soldered, the voltage was tested, but I still don't understand the conversion formula. I would like to ask...; jsxykj1 Microcontroller MCU

How is our PCB board wiring going?: Now the programmer is ready, just waiting for wiring, comrades, come on! Friends who work in software can try their hand at this first!...; soso DIY/Open Source Hardware

Serial port program is unstable: Please help me: I use Cyclone III to make a serial port sending program. Now I use fixed value debugging, 0 is the start bit, two stop bits, and occasionally there will be errors. For example, I set t...; lan54160 FPGA/CPLD

Help: Why does it report error 183 when drawing text on HDC device? The procedure is as follows:: I create a compatible HDC device in my own class, and plan to draw text on it and copy it to the current window when needed. However, when drawing on it, I get error 183 (Cannot create a file when it ...; hacky222 Embedded System

Circuit Diagram Recognition 12-Digital Circuit Diagram Recognition Method: Digital circuits process discontinuous and discrete digital signals. Digital signals generally have only two states, "0" and "1", which is completely different from traditional analog circuits. For di...; tiankai001 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components