530AB943M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB943M000DG

530AB943M000DG: DescriptionLVPECL Output Clock Oscillator, 943MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB943M000DG Overview

LVPECL Output Clock Oscillator, 943MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB943M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	943 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

JG series photoelectric relay circuitb

Wiring using broken wire fluorescent lamp b

9V collector output regulated power supply circuit

DC-DC converter composed of MAX742

CNC unipolar voltage source circuit

Colorimeter circuit

About Open CNC System: To make an open CNC milling machine system, the PC host microcontroller is the lower computer, and the basic interpolation function of the CNC system must be realized... Now the idea is to build a hum...; zx8227112 Embedded System

STM8L fails to operate DS18B20, please give an example: I am so depressed. I have been working on DS18B20 for a whole day. First, the initialization of 18B20 failed. After sending a low level, it was released. I couldn't detect the low level response of DS...; bjyq stm32/stm8

Design of high-efficiency power supply for FPGA based on TPS6211X: [i=s]This post was last edited by qwqwqw2088 on 2014-5-21 08:47[/i] [align=left][font=Arial, 宋体, Verdana, sans-serif][size=3][color=#a0522d] With the development of ARM microprocessor technology and f...; qwqwqw2088 Analogue and Mixed Signal

Super cool artificial lightning! You can't deny it!: [img]http://www.ouravr.com/bbs/bbs_upload88916/files_8/ourdev_178620.jpg[/img] [img]http://www.ouravr.com/bbs/bbs_upload88916/files_8/ourdev_178621.jpg[/img] [img]http://www.ouravr.com/bbs/bbs_upload8...; songbo MCU

LPC810 ISP cannot be downloaded: A few days ago, I posted a post explaining how to download LPC810 using SWD (J-LINK) So I wrote a program to light up the LED. #include "lpc8xx.h" int main(){ LPC_SYSCON->SYSAHBCLKCTRL |= (1PINENABLE0...; fxyc87 NXP MCU

What is the general purpose timer frequency of the STM32F107?: In STM32F107, using TIM3 PWM mode, the pre-scaling number is 0, and the reload value is 3600. Logically, the maximum frequency of TIM3 is 36MHz, so the PWM frequency should be 10KHz. However, when usi...; heqingyun123456 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components