531QA42M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531QA42M0000DG

531QA42M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 42MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QA42M0000DG Overview

CMOS/TTL Output Clock Oscillator, 42MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QA42M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	42 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LA3210 audio IC circuit

Bidirectional thyristor stepless dimming and speed regulation circuit

Non-bootstrap mode operating circuit diagram of MAX1771

Positive and negative 30V-1A precision CNC DC regulated power supply

Cascode oscillator circuit

Power supply circuit diagram of PMV-P-14VC color display

May I ask in which address block of the internal FLASH is the IP address and other information in TI's serial port to Ethernet stored?: May I ask in which address block of the internal FLASH is the IP address and other information in TI's serial port to Ethernet stored?...; o0pingu0o Microcontroller MCU

Share the installation experience of Alidog: Aligou is definitely a more troublesome software for PCB installation. Because I changed jobs, I definitely won't touch the previous AD anymore. I still use Aligou again. This time, it took me an afte...; long521 PCB Design

High-quality, ultra-low-power audio codec designed for smartphones: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i] After initial success with innovative IC products for smartphone applications, Cirrus Logic has expanded its standard product li...; 探路者 Mobile and portable

I am going to do a DVI acquisition and storage project. What is the idea of implementing it?: For example, the computer outputs video signals from DVI, which are processed by the FPGA core and stored in the hard disk, and then the video is output to another display at the same time. I am new t...; kaka009 FPGA/CPLD

Last day: Watch the power supply seminar to share 3000 yuan - How to correctly complete the modular DC-DC system design: There is no momentum to share 100 million, and it is predicted that more will be gained than sharing 100 million. The event is only one day away, and ends today at 23:59:59. Watch the video and you wi...; nmg Power technology

Is there a 36M PLL in the STM32F103 series?: My chip is STM32F103VET6, but the maximum output of PLL is 44M. If the multiple is higher, it will fail. I spent almost 2 days to fix the RCC. It was not until last night that I found that it was OK b...; wangmin80616 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components