531MC923M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MC923M000DG

531MC923M000DG: DescriptionLVPECL Output Clock Oscillator, 923MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC923M000DG Overview

LVPECL Output Clock Oscillator, 923MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC923M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	923 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High-end four-channel mixer

Volume control color changing light circuit

Precision amplifier circuit diagram with digitally programmable input and gain

Voice control and touch dual-purpose delay lighting circuit

45kHz low pass state variable filter

Why does TPS92691 recommend adding resistors and capacitors to the Vin design?: [size=4]The input is 24V DC, but I set the input to 23~25V for safety. The LED I drive is a COB LED. Typical current is 0.17A, power 6.1W. My question now is that in the recommended design of WEBENCH,...; qwqwqw2088 Analogue and Mixed Signal

Drive with your eyes: With the help of the rapid development of sensor technology, the operation mode of today's cars has been significantly different. A German scientist has developed a software called "eyeDriver" that us...; 天天谈芯 Creative Market

IAR project configuration project->option restores the default configuration every time it restarts: Hello everyone, every time I open my iar, I have to reconfigure the chip stack and link in the red box. It's so troublesome. Can I save my own configuration?...; coraci RF/Wirelessly

NRF24L01 wireless serial port made by MSP430 uses hardware SPI: [i=s] This post was last edited by lb8820265 on 2014-3-19 16:37 [/i] Not long ago, the forum sent me a msp430launchpad board. After a few days of research, I finally realized the wireless serial port ...; lb8820265 Microcontroller MCU

[Power supply group] Looking for the SPWM wave: [i=s]This post was last edited by paulhyde on 2014-9-15 03:41[/i] [size=14px]How can I use the Pid of Spwm based on Stc to control Spwm to achieve the same frequency and same direction output? It woul...; HZLDIANZI Electronics Design Contest

Common Problems and Solutions in RF Integrated Circuit Design: [p=30, 2, left][color=#252525][size=4][font=微软雅黑]Radio Frequency[/font] (RF) PCB design has many uncertainties in the currently published theories and is often described as a "black art". Generally sp...; Jacktang RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components