EEWORLDEEWORLDEEWORLD

Part Number

Search

552DE000295DGR

Description
ECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 59.370079MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size482KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

552DE000295DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
552DE000295DGR - - View Buy Now

552DE000295DGR Overview

ECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 59.370079MHz Nom, ROHS COMPLIANT PACKAGE-6

552DE000295DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
linearity10%
Manufacturer's serial numberSI552
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency59.370079 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeECL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate117 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
Base Number Matches1
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
I would like to ask about the problem of not routing patch components on PCB wiring.
I am a PCB novice. I drew a small interface board. There is a SMD relay K1 package in it. I couldn't find the corresponding library, so I drew a component package myself. But when I was automatically ...
suvin PCB Design
The problem of using the memory address returned by the driver in the application under CE6!
Hardware and software environment: WinCE6 + Pxa310/300 Problem: A small application for testing overlay2 works fine under CE5, but an exception occurs when used under CE6. Specifically, the applicatio...
baobaoblueyi Embedded System
When the STM32F407 PWM is outputting, one interrupt is not completed and the next interrupt is entered, resulting in a disordered output waveform
I am doing a graduation project, using the STM32F407 PWM output function. There is an array containing 117 elements. The first 4 elements are 1, 2, 1, and 3, and the last 113 elements are 0 and 1.Expe...
Aicuicui stm32/stm8
【Example】Wireless serial port module star network networking case
Star Network Technology 01What is a star network? The star network consists of two types of network devices: the central node and the terminal node. The central node is the hub of the entire star netw...
成都亿佰特 RF/Wirelessly
return……
:) I'm finally back! ……...
qlw_cq Talking
The startup file of stm32 is in keil MDK
startup_stm32f10x_hd.S(1): error: A1167E: Invalid line start startup_stm32f10x_hd.S: 1 00000000 /**startup_stm32f10x_hd.S(2): error: A1137E: Unexpected characters at end of linestartup_stm32f10x_hd.S:...
garfield_nuo stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 967  2456  1423  1945  970  20  50  29  40  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号