EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA403M000DG

Description
LVPECL Output Clock Oscillator, 403MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA403M000DG Overview

LVPECL Output Clock Oscillator, 403MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA403M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency403 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Embedded training expert Huaqing Yuanjian 600 yuan voucher 200 yuan transfer
Embedded training expert Huaqing Farsight 600 yuan voucher 200 yuan transfer For details, please see www.farsight.com.cn The training content is very good. I have listened to the driver class and it i...
filmwind Embedded System
Is there any relationship between the cutoff frequency and the resonant frequency? Is the transmitted power the highest when it is in resonance?
Is there any relationship between the cutoff frequency and the resonant frequency? Is the transmitted power the highest when it is in resonance?...
QWE4562009 Integrated technical exchanges
[Atmel SAM R21 Creative Competition Weekly Plan] (4) SERCOM Learning - SPI Interface LCD Driver
ATMEL has developed a powerful serial peripheral SERCOM, which can be flexibly configured as SPI, IIC, UART. First of all, the relevant definitions: The corresponding relationship between the chip per...
yang_alex Microchip MCU
Linux Programming White Paper
Book Introduction: "Linux Programming White Paper" is written by a group of Linux experts. It consists of five parts - a printed version of the Linux document project. The book describes key design co...
呱呱 Linux and Android
Does microcontroller development only use C and assembly?
Only C and assembly are used for MCU development? Originally, I wanted to develop MCU but didn’t know C. So I started from C. I heard someone say: Since I’m learning C, I can start from C++ and learn ...
jason_zzh Embedded System
Why can't I add the Xilinx library file to my modelsim? Can you please tell me what I did wrong?
Hello everyone: I want to use modelsim to simulate Xilinx project, but now I can’t add Xilinx library files. Can you help me see if I missed any operation? First of all, modelsim and ISE must be insta...
418478935 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1240  1622  273  66  1876  25  33  6  2  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号