530MB285M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB285M000DG

530MB285M000DG: DescriptionLVPECL Output Clock Oscillator, 285MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB285M000DG Overview

LVPECL Output Clock Oscillator, 285MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB285M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	285 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

ME type circuit breaker motor pre-storage energy release AC operation closing circuit

Toy electronic cat circuit (2)

MAX660 voltage doubler converter circuit diagram

The most practical basic diagram circuit 37 - motor fixed rotation direction control circuit

LA3361 power amplifier circuit

TP-10A type 25W outdoor rainproof FM speaker circuit diagram

Discrete Difference Amplifiers vs. Integrated Solutions: Question:Why spend more to get less done?Answer:The classic discrete difference amplifier design is very simple. What's the complication with an op amp and a four-resistor network?However, the perform...; fish001 Analogue and Mixed Signal

Motor Control of Wind Power Pendulum: I use a coreless motor, but it can't push the pole (it's not heavy, very light). Why is that? In the video, the coreless motors spin very fast and fly high in a flash. I can't even get it up at 10 deg...; 木雨曦曦 Electronics Design Contest

How to test Ethernet communication using FPGA: I have a spartan6 board with built-in PHY chip and network port. When designing, I created the microblaze soft core from XPS and added the Ethernet IP core to it. The purpose of the test is to use the...; wjk2009 FPGA/CPLD

What is inter-core communication in a multi-core processor system: [size=4] Inter-core communication is the main difficulty faced by multi-core processor systems. The 8-core DSP processor TMS320C6678 based on the KeyStone architecture has a frequency of 1.25 GHz for ...; 灞波儿奔 DSP and ARM Processors

cc2430 serial port receiving program?: #define SET_MAIN_CLOCK_SOURCE(source) \ do { \ if(source) { \ CLKCON |= 0x40; /*RC*/ \ while(!(SLEEP&0X20)); /*Wait for stabilization*/ \ SLEEP |= 0x04; /*Turn off unused*/ \ } \ else { \ SLEEP &= ~0x...; momobt Embedded System

Summary of DSP boot mode / boot loader / power-on sequence / online upgrade and other issues: Device used: TI DSP C2000 2837X 1. DSP power-on process, boot mode and boot loader 1) dsp power-on sequence, For a dual-core system, its power-on startup sequence is as follows: After the system is re...; 火辣西米秀 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components