530EB281M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EB281M000BG

530EB281M000BG: DescriptionLVPECL Output Clock Oscillator, 281MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB281M000BG Overview

LVPECL Output Clock Oscillator, 281MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB281M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	281 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Op amp clamp circuit

Plastic heat sealing machine control circuit

Phase-shift trigger circuit of six thyristors in three-phase fully controlled bridge circuit

HT-1315 circuit

Simple temperature controller

Overvoltage protection circuit with automatic reset

1100 Wireless PC Remote Control Data: [p=21, null, left][font=microsoft yahei][color=#333333]1100 Wireless PC Remote Control Information:[/color][/font][/p]...; keng123 RF/Wirelessly

Altera Reference Design - High-Performance EMIF Bridge Core: High-Performance EMIF Bridge Core IntroductionThis application note describes the Altera high-performance external memory interface (EMIF) bridge core.The high-performance EMIF bridge core bridges bet...; xiaoxin1 FPGA/CPLD

Help: Looking for an m25p80/at45db041 SPI simulation routine: The uS was stuck for a long time because of this problem. I want to use m25p80 as a large-capacity storage. Because it is actually used in many places. For example, I want to make an application for s...; 辛昕 MCU

Design of intelligent mobile terminal based on S3C2410 and Windows CE.pdf: Design of intelligent mobile terminal based on S3C2410 and Windows CE.pdf...; yuandayuan6999 MCU

SAM R21 Overview: [i=s] This post was last edited by 574433742 on 2015-3-21 00:58[/i] [align=center][size=5][b]SAMR21 [font=宋体]Introduction[/font][/b][/size][/align][align=center][/align] [align=center][font=宋体]Figure[...; 574433742 Microchip MCU

Engineers, please be careful, this is how PCB boards are copied!: [align=left]Speaking of PCB copying, you may feel ashamed or angry. Whether you copy the board or someone else copies it, this detailed article about the steps of PCB copying is useful to you. You can...; ohahaha PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components