EEWORLDEEWORLDEEWORLD

Part Number

Search

531AB85M0000DG

Description
LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 85MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size454KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AB85M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531AB85M0000DG - - View Buy Now

531AB85M0000DG Overview

LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 85MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB85M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codecompliant
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency85 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate121 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
When using I/O ports as input under WinCE, do I need to write the driver myself?
I use the I/O port as input in WinCE, and connect a button externally. I only receive the button command. I use the application written in EVC. Do I need to write the driver myself? How to write it?...
jjphero Embedded System
【Signal Processing】:Key issues of FPGA design in DSP+FPGA real-time signal processing system
This paper briefly analyzes the characteristics and advantages of the DSP+FPGA system, and combines the development of a real-time signal processing board to propose several key issues in FPGA design ...
liuceone FPGA/CPLD
Hercules Series Multi-Buffered Digital-to-Analog Converters" MibADC Chinese Introduction
[color=#000][font="][size=12px]Is there a Chinese introduction to the Hercules series multi-buffered digital-to-analog converter "MibADC"? When using the ADC module, what should software engineers do ...
liumajiangdi Microcontroller MCU
After a preliminary understanding of LM3S811, I feel that the design threshold has been lowered amazingly! ----Learning 2
nn4. Function SysCtlLDOSet()FunctionSetting the output voltage of the LDOprototypevoid SysCtlLDOSet(unsigned long ulVoltage)parameterulVoltage : The LDO output voltage to be set . It should be one of ...
qwertyuiop11111 Microcontroller MCU
Chapter classification of man manuals in LINUX system
The Linux man manual has the following chapters:   1. Standard commands (standard commands)   2. System calls (system calls)   3. Library functions (library functions)   4. Special devices (device des...
wanghongyang Linux and Android
Green tea happy moment~ If you don't believe it, take it off and show it to uncle
A beautiful colleague brought her 5-year-old son to the company to play. The boy was talkative and kept shouting, "Beauty, beauty." I asked him, "Which beauty are you calling?" "My mom?" "Is your mom ...
绿茶 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 475  2061  2832  81  947  10  42  58  2  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号